From patchwork Thu Mar 7 14:41:24 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 10843091 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id A1CEE922 for ; Thu, 7 Mar 2019 15:13:12 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8C2312F28A for ; Thu, 7 Mar 2019 15:13:12 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 7EF192F2CA; Thu, 7 Mar 2019 15:13:12 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,MAILING_LIST_MULTI autolearn=ham version=3.3.1 Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 14FC42F28A for ; Thu, 7 Mar 2019 15:13:12 +0000 (UTC) Received: from localhost ([127.0.0.1]:53062 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1h1uLK-0005Pg-Vy for patchwork-qemu-devel@patchwork.kernel.org; Thu, 07 Mar 2019 09:49:55 -0500 Received: from eggs.gnu.org ([209.51.188.92]:49522) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1h1uDL-0006q2-0y for qemu-devel@nongnu.org; Thu, 07 Mar 2019 09:41:39 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1h1uDK-0003YE-9f for qemu-devel@nongnu.org; Thu, 07 Mar 2019 09:41:38 -0500 Received: from mail-pf1-x42e.google.com ([2607:f8b0:4864:20::42e]:38271) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1h1uDK-0003Xc-2g for qemu-devel@nongnu.org; Thu, 07 Mar 2019 09:41:38 -0500 Received: by mail-pf1-x42e.google.com with SMTP id n125so11578478pfn.5 for ; Thu, 07 Mar 2019 06:41:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=a1kL8G0ROR4h+JWlbfQo/WFC938UP3tckgGZidyXLkM=; b=K9y+mLBiBb/QDKgGwtmNaZL040CQR+jLFAYdNxWIfk38pQmDXDFOvGybYmOL1W4Iug fxlVDkwrtvaRq6vQBGMEHwjADWo2sTB4lKqq7kiw9d69VG5+3KSAwDdja/+ghAR17drH BenAG+vLDNeEnxCJ6FDcmoOp6uRjnXlYMK5kX8bkVyVnj/DIzZiTLny9+4HU5JwDUVXj 5ZFv7/ZyiddBRMp4eRIIrhTDZUWAudpurP8iTDHVLv15i2oGLd3s1Y8nBM/lkWtjqRmm Zh8qkkK4QHPRcbbevcsH7hYkpflJl/MWZcfe+3pNAeq7w3JR8kmqQLCYqm5XCF13OoTa uiFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=a1kL8G0ROR4h+JWlbfQo/WFC938UP3tckgGZidyXLkM=; b=WnIwy8xX9xjgwzH4kHVNtynO708yJNdmQoVAcIQ8M8q/0/uDMnItzNNGzc6DjrrA5H 85sg7PCEag3cPb/W7QA+H3a2+w6r7gEDcmSEvahMNz4ii88awD/s0moVL5embRg7qIUd JyEY9SQvRDtds/tPdBClxoVzjlutISU985H6KthHuihAHOozO74J9hKEvBnRsZ5Qb4cJ MltyPR9ZJrfUVyUp+tULck/hHMkKT3rUn+iG59Qeb1tX4dlzOabpmYLveonXtKHKCNfN RXS7n+2saEgrz8I6c6dTxWi9JcRCOIxpmqdsofq0kB8dHWT3Ut/+G1efbRZmasoWIEhm aWbg== X-Gm-Message-State: APjAAAW4gqxJiXbWF8ERH3JkKAKP7qYIF0S3QfIzoazyEeBrbAW9UCrv 0lHk5KFDEVey7eubun3gBJ9KLiBVR+A= X-Google-Smtp-Source: APXvYqxmM4swWtaW10q73lCKKjH6pMxyEI2DZi1ShexvgqAb9QKtqrTHelq08UpvAVANdzvXstyrbQ== X-Received: by 2002:a62:503:: with SMTP id 3mr12929985pff.176.1551969696747; Thu, 07 Mar 2019 06:41:36 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-188-82.tukw.qwest.net. [97.113.188.82]) by smtp.gmail.com with ESMTPSA id p2sm6222838pgs.7.2019.03.07.06.41.35 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 07 Mar 2019 06:41:35 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 7 Mar 2019 06:41:24 -0800 Message-Id: <20190307144126.31847-8-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190307144126.31847-1-richard.henderson@linaro.org> References: <20190307144126.31847-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::42e Subject: [Qemu-devel] [PATCH 7/9] tcg/aarch64: Support INDEX_op_extract2_{i32, i64} X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: david@redhat.com Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" X-Virus-Scanned: ClamAV using ClamSMTP Signed-off-by: Richard Henderson Reviewed-by: Philippe Mathieu-Daudé --- tcg/aarch64/tcg-target.h | 4 ++-- tcg/aarch64/tcg-target.inc.c | 11 +++++++++++ 2 files changed, 13 insertions(+), 2 deletions(-) diff --git a/tcg/aarch64/tcg-target.h b/tcg/aarch64/tcg-target.h index 6600a54a02..ce2bb1f90b 100644 --- a/tcg/aarch64/tcg-target.h +++ b/tcg/aarch64/tcg-target.h @@ -77,7 +77,7 @@ typedef enum { #define TCG_TARGET_HAS_deposit_i32 1 #define TCG_TARGET_HAS_extract_i32 1 #define TCG_TARGET_HAS_sextract_i32 1 -#define TCG_TARGET_HAS_extract2_i32 0 +#define TCG_TARGET_HAS_extract2_i32 1 #define TCG_TARGET_HAS_movcond_i32 1 #define TCG_TARGET_HAS_add2_i32 1 #define TCG_TARGET_HAS_sub2_i32 1 @@ -114,7 +114,7 @@ typedef enum { #define TCG_TARGET_HAS_deposit_i64 1 #define TCG_TARGET_HAS_extract_i64 1 #define TCG_TARGET_HAS_sextract_i64 1 -#define TCG_TARGET_HAS_extract2_i64 0 +#define TCG_TARGET_HAS_extract2_i64 1 #define TCG_TARGET_HAS_movcond_i64 1 #define TCG_TARGET_HAS_add2_i64 1 #define TCG_TARGET_HAS_sub2_i64 1 diff --git a/tcg/aarch64/tcg-target.inc.c b/tcg/aarch64/tcg-target.inc.c index d57f9e500f..8b93598bce 100644 --- a/tcg/aarch64/tcg-target.inc.c +++ b/tcg/aarch64/tcg-target.inc.c @@ -2058,6 +2058,11 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, tcg_out_sbfm(s, ext, a0, a1, a2, a2 + args[3] - 1); break; + case INDEX_op_extract2_i64: + case INDEX_op_extract2_i32: + tcg_out_extr(s, ext, a0, a1, a2, args[3]); + break; + case INDEX_op_add2_i32: tcg_out_addsub2(s, TCG_TYPE_I32, a0, a1, REG0(2), REG0(3), (int32_t)args[4], args[5], const_args[4], @@ -2300,6 +2305,8 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) = { .args_ct_str = { "r", "r", "rAL" } }; static const TCGTargetOpDef dep = { .args_ct_str = { "r", "0", "rZ" } }; + static const TCGTargetOpDef ext2 + = { .args_ct_str = { "r", "rZ", "rZ" } }; static const TCGTargetOpDef movc = { .args_ct_str = { "r", "r", "rA", "rZ", "rZ" } }; static const TCGTargetOpDef add2 @@ -2430,6 +2437,10 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) case INDEX_op_deposit_i64: return &dep; + case INDEX_op_extract2_i32: + case INDEX_op_extract2_i64: + return &ext2; + case INDEX_op_add2_i32: case INDEX_op_add2_i64: case INDEX_op_sub2_i32: