[v3,1/3] target/riscv: Add Zaamo and Zalrsc extension infrastructure

Commit Message

Rob Bradford Jan. 23, 2024, 11:10 a.m. UTC

These extensions represent the atomic operations from A (Zaamo) and the
Load-Reserved/Store-Conditional operations from A (Zalrsc)

Signed-off-by: Rob Bradford <[e-mail]>
Reviewed-by: Daniel Henrique Barboza <[e-mail]>
---
 target/riscv/cpu_cfg.h | 2 ++
 1 file changed, 2 insertions(+)

Patch

diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
index fea14c275f..cc4c30244c 100644
--- a/target/riscv/cpu_cfg.h
+++ b/target/riscv/cpu_cfg.h
@@ -78,7 +78,9 @@  struct RISCVCPUConfig {
     bool ext_svnapot;
     bool ext_svpbmt;
     bool ext_zdinx;
+    bool ext_zaamo;
     bool ext_zacas;
+    bool ext_zalrsc;
     bool ext_zawrs;
     bool ext_zfa;
     bool ext_zfbfmin;