Message ID | 20240306170855.24341-6-jason.chien@sifive.com (mailing list archive) |
---|---|
State | New, archived |
Headers | show |
Series | target/riscv: Support Zve32x and Zve64x extensions | expand |
diff --git a/target/riscv/gdbstub.c b/target/riscv/gdbstub.c index ca9b71f7bb..f30de083e9 100644 --- a/target/riscv/gdbstub.c +++ b/target/riscv/gdbstub.c @@ -323,7 +323,7 @@ void riscv_cpu_register_gdb_regs_for_features(CPUState *cs) gdb_register_coprocessor(cs, riscv_gdb_get_fpu, riscv_gdb_set_fpu, 32, "riscv-32bit-fpu.xml", 0); } - if (env->misa_ext & RVV) { + if (cpu->cfg.ext_zve32x) { int base_reg = cs->gdb_num_regs; gdb_register_coprocessor(cs, riscv_gdb_get_vector, riscv_gdb_set_vector,