From patchwork Sun Sep 15 15:25:41 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ajeet Singh X-Patchwork-Id: 13804850 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 22367C3ABA1 for ; Sun, 15 Sep 2024 15:28:56 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1spr8s-00062P-9X; Sun, 15 Sep 2024 11:26:26 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1spr8p-0005uB-20 for qemu-devel@nongnu.org; Sun, 15 Sep 2024 11:26:23 -0400 Received: from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1spr8n-0008B5-Ag for qemu-devel@nongnu.org; Sun, 15 Sep 2024 11:26:22 -0400 Received: by mail-pl1-x631.google.com with SMTP id d9443c01a7336-1fc47abc040so29081435ad.0 for ; Sun, 15 Sep 2024 08:26:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1726413979; x=1727018779; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Q8SeRNxqA0kdGYXuMPPKRU3j4MVX/4+712bEYl1oABA=; b=b7kro0SwtvzSHhx1VjW8lzQiCzokVmSuZbrD6cC2MYIL1mWHAN/uv7GGXyLMJZqmgu BhEbQd8bLExWV6WNUYeEMNw+ZbJEN//P0Kcjm7YgLHDBMvFtwW41xNLPSvq11p10mKdI 91PMLiwI15Os8Jh0Mhv0gWw0WLiiAay6092Ap0zqgW+oxWSHHTz6ne2XMmCwmt/BtmH6 WM2kw1qbIAMoAUUfZ9vb6BVjCm2gS3bCs/3a/UhK8RYPhbPIxBvUlDgHs+ussJaHK9Rh /JTpu3HdiueQGWceYYFa5oQgy95sfa9YqdxYTM5fx+pgVjikpCima/s7yuFTc6gaRqoX 9N8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726413979; x=1727018779; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Q8SeRNxqA0kdGYXuMPPKRU3j4MVX/4+712bEYl1oABA=; b=ZnSIiRiL4oEPemEdZ4gI5/T4OkBXbayPhp4xqEZceuU/QazboGfrPrdYcGcsbFA3jd pIaz9N3rvSE9wWf+T2+2n4GB+ApQ6APM1NtDCRzxR7TowV7QT/SsZo/bLEeL8Ni08Opo Yd6YirmvyP5WzxFdOJZ3+76sNP8w8ODaZZ2yND0+0B0Rw2gt5NrLkpuFfnFzfBDLfRt5 +YT2ZFjhirYZ9ZAvkRpX8hxIUbAZSLAZQX1cYZcSYQZv85nskNGrg9WIU5K75MhbzWFw 0W1P4CqJLBoXdxMFqg6MsJ1n0JBnlXzJaIP4ISBLrcNevjiFyiDuxD9pwRds4nQVh9nv fBoA== X-Gm-Message-State: AOJu0YxRuZiM42JEp88uqVl9i796O+fa4BJbtLrohOK3rm+LeTk2KIRZ d1MO6VFSkFUkQi5WI+JzhRUlKSYt7NjS4KwRc5lXMwEdzZz3/U5uAS8s5g== X-Google-Smtp-Source: AGHT+IG+SJayp5vvw8r0hNuNa0zYUhFl/u6tNx7qdc3X9J7iC2MA1s5s/Q52R2AHTjYPTo57qz/gpg== X-Received: by 2002:a17:903:32cb:b0:205:83a3:b08 with SMTP id d9443c01a7336-2076e39c84bmr193069565ad.32.1726413979161; Sun, 15 Sep 2024 08:26:19 -0700 (PDT) Received: from localhost.localdomain (14-200-149-22.tpgi.com.au. [14.200.149.22]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-207946f34c1sm22554335ad.184.2024.09.15.08.26.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Sep 2024 08:26:18 -0700 (PDT) From: Ajeet Singh X-Google-Original-From: Ajeet Singh To: qemu-devel@nongnu.org Cc: Mark Corbin , Warner Losh , Ajeet Singh , Richard Henderson Subject: [PATCH v6 04/17] bsd-user: Implement RISC-V TLS register setup Date: Mon, 16 Sep 2024 01:25:41 +1000 Message-Id: <20240915152554.8394-5-itachis@FreeBSD.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240915152554.8394-1-itachis@FreeBSD.org> References: <20240915152554.8394-1-itachis@FreeBSD.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::631; envelope-from=itachis6234@gmail.com; helo=mail-pl1-x631.google.com X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org From: Mark Corbin Included the prototype for the 'target_cpu_set_tls' function in the 'target_arch.h' header file. This function is responsible for setting the Thread Local Storage (TLS) register for RISC-V architecture. Signed-off-by: Mark Corbin Signed-off-by: Ajeet Singh Reviewed-by: Richard Henderson --- bsd-user/riscv/target_arch.h | 27 +++++++++++++++++++++++++++ bsd-user/riscv/target_arch_cpu.c | 29 +++++++++++++++++++++++++++++ 2 files changed, 56 insertions(+) create mode 100644 bsd-user/riscv/target_arch.h create mode 100644 bsd-user/riscv/target_arch_cpu.c diff --git a/bsd-user/riscv/target_arch.h b/bsd-user/riscv/target_arch.h new file mode 100644 index 0000000000..26ce07f343 --- /dev/null +++ b/bsd-user/riscv/target_arch.h @@ -0,0 +1,27 @@ +/* + * RISC-V specific prototypes + * + * Copyright (c) 2019 Mark Corbin + * + * This library is free software; you can redistribute it and/or + * modify it under the terms of the GNU Lesser General Public + * License as published by the Free Software Foundation; either + * version 2 of the License, or (at your option) any later version. + * + * This library is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + * Lesser General Public License for more details. + * + * You should have received a copy of the GNU Lesser General Public + * License along with this library; if not, see . + */ + +#ifndef TARGET_ARCH_H +#define TARGET_ARCH_H + +#include "qemu.h" + +void target_cpu_set_tls(CPURISCVState *env, target_ulong newtls); + +#endif /* TARGET_ARCH_H */ diff --git a/bsd-user/riscv/target_arch_cpu.c b/bsd-user/riscv/target_arch_cpu.c new file mode 100644 index 0000000000..44e25d2ddf --- /dev/null +++ b/bsd-user/riscv/target_arch_cpu.c @@ -0,0 +1,29 @@ +/* + * RISC-V CPU related code + * + * Copyright (c) 2019 Mark Corbin + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, see . + */ +#include "qemu/osdep.h" + +#include "target_arch.h" + +#define TP_OFFSET 16 + +/* Compare with cpu_set_user_tls() in riscv/riscv/vm_machdep.c */ +void target_cpu_set_tls(CPURISCVState *env, target_ulong newtls) +{ + env->gpr[xTP] = newtls + TP_OFFSET; +}