[PULL,38/50] target/riscv: Add configuration for S[m|s]csrind, Smcdeleg/Ssccfg

From: Atish Patra <atishp@rivosinc.com>

From: Alistair Francis <alistair23@gmail.com>
To: qemu-devel@nongnu.org
Cc: alistair23@gmail.com, Atish Patra <atishp@rivosinc.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Subject: [PULL 38/50] target/riscv: Add configuration for S[m|s]csrind,
 Smcdeleg/Ssccfg
Date: Fri, 17 Jan 2025 15:55:40 +1000
Message-ID: <20250117055552.108376-39-alistair.francis@wdc.com>
In-Reply-To: <20250117055552.108376-1-alistair.francis@wdc.com>
References: <20250117055552.108376-1-alistair.francis@wdc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62a;
 envelope-from=alistair23@gmail.com; helo=mail-pl1-x62a.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org
Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org

Message ID	20250117055552.108376-39-alistair.francis@wdc.com (mailing list archive)
State	New
Headers	show Return-Path: <qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org> From: Alistair Francis <alistair23@gmail.com> To: qemu-devel@nongnu.org Cc: alistair23@gmail.com, Atish Patra <atishp@rivosinc.com>, Alistair Francis <alistair.francis@wdc.com>, Daniel Henrique Barboza <dbarboza@ventanamicro.com> Subject: [PULL 38/50] target/riscv: Add configuration for S[m\|s]csrind, Smcdeleg/Ssccfg Date: Fri, 17 Jan 2025 15:55:40 +1000 Message-ID: <20250117055552.108376-39-alistair.francis@wdc.com> In-Reply-To: <20250117055552.108376-1-alistair.francis@wdc.com> References: <20250117055552.108376-1-alistair.francis@wdc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::62a; envelope-from=alistair23@gmail.com; helo=mail-pl1-x62a.google.com X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org
Series	[PULL,01/50] target/riscv: rvv: fix typo in vext continuous ldst function names \| expand [PULL,01/50] target/riscv: rvv: fix typo in vext continuous ldst function names [PULL,02/50] target/riscv: rvv: speed up small unit-stride loads and stores [PULL,03/50] riscv/gdbstub: add V bit to priv reg [PULL,04/50] target/riscv: add shcounterenw [PULL,05/50] target/riscv: add shvstvala [PULL,06/50] target/riscv: add shtvala [PULL,07/50] target/riscv: add shvstvecd [PULL,08/50] target/riscv: add shvsatpa [PULL,09/50] target/riscv: add shgatpa [PULL,10/50] target/riscv/tcg: add sha [PULL,11/50] target/riscv: use RISCVException enum in exception helpers [PULL,12/50] target/riscv: add trace in riscv_raise_exception() [PULL,13/50] target/riscv: Remove obsolete pointer masking extension code. [PULL,14/50] target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0 [PULL,15/50] target/riscv: Add helper functions to calculate current number of masked bits for poin… [PULL,16/50] target/riscv: Add pointer masking tb flags [PULL,17/50] target/riscv: Update address modify functions to take into account pointer masking [PULL,18/50] target/riscv: Apply pointer masking for virtualized memory accesses [PULL,19/50] target/riscv: Enable updates for pointer masking variables and thus enable pointer mas… [PULL,20/50] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig [PULL,21/50] target/riscv: Add Smrnmi CSRs [PULL,22/50] target/riscv: Handle Smrnmi interrupt and exception [PULL,23/50] target/riscv: Add Smrnmi mnret instruction [PULL,24/50] target/riscv: Add Smrnmi cpu extension [PULL,25/50] target/riscv: Add Zicfilp support for Smrnmi [PULL,26/50] target/riscv: Have kvm_riscv_get_timebase_frequency() take RISCVCPU cpu [PULL,27/50] hw/riscv/virt: Remove unnecessary use of &first_cpu [PULL,28/50] target/riscv: Add properties for Indirect CSR Access extension [PULL,29/50] target/riscv: Decouple AIA processing from xiselect and xireg [PULL,30/50] target/riscv: Enable S*stateen bits for AIA [PULL,31/50] target/riscv: Support generic CSR indirect access [PULL,32/50] target/riscv: Add properties for counter delegation ISA extensions [PULL,33/50] target/riscv: Add counter delegation definitions [PULL,34/50] target/riscv: Add select value range check for counter delegation [PULL,35/50] target/riscv: Add counter delegation/configuration support [PULL,36/50] target/riscv: Invoke pmu init after feature enable [PULL,37/50] target/riscv: Add implied rule for counter delegation extensions [PULL,38/50] target/riscv: Add configuration for S[m\|s]csrind, Smcdeleg/Ssccfg [PULL,39/50] target/riscv: Fix henvcfg potentially containing stale bits [PULL,40/50] target/riscv: Add Ssdbltrp CSRs handling [PULL,41/50] target/riscv: Implement Ssdbltrp sret, mret and mnret behavior [PULL,42/50] target/riscv: Implement Ssdbltrp exception handling [PULL,43/50] target/riscv: Add Ssdbltrp ISA extension enable switch [PULL,44/50] target/riscv: Add Smdbltrp CSRs handling [PULL,45/50] target/riscv: Implement Smdbltrp sret, mret and mnret behavior [PULL,46/50] target/riscv: Implement Smdbltrp behavior [PULL,47/50] target/riscv: Add Smdbltrp ISA extension enable switch [PULL,48/50] hw/riscv/riscv-iommu.c: Introduce a translation tag for the page table cache [PULL,49/50] target/riscv: Support Supm and Sspm as part of Zjpm v1.0 [PULL,50/50] hw/char/riscv_htif: Convert HTIF_DEBUG() to trace events

[PULL,38/50] target/riscv: Add configuration for S[m|s]csrind, Smcdeleg/Ssccfg

Commit Message

Patch