From patchwork Thu Feb 6 19:57:01 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 13963757 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id F228CC02194 for ; Thu, 6 Feb 2025 20:16:20 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tg85Y-0002dA-5Y; Thu, 06 Feb 2025 15:03:04 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tg83b-0007pN-5H for qemu-devel@nongnu.org; Thu, 06 Feb 2025 15:01:11 -0500 Received: from mail-pj1-x1032.google.com ([2607:f8b0:4864:20::1032]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tg83R-00018z-T4 for qemu-devel@nongnu.org; Thu, 06 Feb 2025 15:00:57 -0500 Received: by mail-pj1-x1032.google.com with SMTP id 98e67ed59e1d1-2f9f5caa37cso2978302a91.0 for ; Thu, 06 Feb 2025 12:00:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1738872052; x=1739476852; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=o3lik41VNajca+28wIZxpBf2MqGJAm7iySjUb8wAEfA=; b=Q+fKGW9tbgWkyazvf8m3lbaQEj7oEm4V+gTz6lnxwMIwsRkj0jn/ccjGUn/Xazh808 wnLVzn9l6pCt7UDUrEFjSoL0SCeq+LJByK7s4zBWqYSsQUpCw5K2DFrD9EkqdpGPgvl4 AfaL15Z9Az22IWdXxSiHW7S2xW4fwUGqx1s9LlkjdgNMPDLWWfYzpVybFtOhKJax66AX 06WEHANmS/HbwozY/E+3GUeM/neb+XNuXQN0XQBDqXHOioJSvlqMA9kR8RRk+9JmfNmA F1ZSNMqmcsOTsAhYnLxquANWHfCxszLmXs+v7NozlZg6oZLTo/+tygCsTzrRz0nmz/L7 Ru9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738872052; x=1739476852; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o3lik41VNajca+28wIZxpBf2MqGJAm7iySjUb8wAEfA=; b=bdczbGXsFKjVbfRka0+hhzQZ6HWgAzTtQk8S8CfxJe/fR6iRsW7tPAmZtOUz248k8V ew1ufF2ZQsmmG7x2QyWjO+fDiqmZPhsHpKiDnjzOx28N/ic0LaIzFDRnOOn2ZG1BFOBQ 9RWQTU+3+piMHTtzPwPsdgDFWmcJ0daKArSnClcH7kmIexxAlJ+CksyoTVZ41XNWOw7E 3l+jRRo25q5gGwyjFwMMKPX6c9NL70KUNMmmc0dgLeerZOhc51RdEPQNDTedPxcDaqqB ShxJ7QiOqeN0k264rwoMc0T0ME5GQ/MzLhBXvk1/pzw/PJlFu3occyhWSn1RUGHpl8bv x3OQ== X-Gm-Message-State: AOJu0YxKgwb98c2yulDhw+uZUACiM6w2SbO3xeHBBXpWEOQhCRF9Agmp p20t2RwCGSUd+snJXntx6Ojp6FjbUqFgpaqQvvEDEnqvjhGORiTQV/Wal/8/8pUVHkyphi2kcU4 n X-Gm-Gg: ASbGnctifiL13wqtdWcmeedqDP8v2MDUJh4VGjiGfE7sujs/tltb2LJdHvwnTB3u+7M uIVqTZ1b38p49/wG3I4faQe0AfCsRN6NWUhdMf4osO194yI3jQ718floYmPyGXiFleF4YNGK1bs S2yzHJTT5D5ZkiuHS57MO4gapAsnCqX/DhJ+sP48wmK/X8g9vzrtCzoJk4MUdkEjQ9ynJvxQgdK ZFxlnSsLq/BakQvvaQ4wcCBuZoLnfvo5uXrvJOTPKLLsFFhe5/HtdpaCZDr14+/gSoPmih/2w/4 ZN6+MhBcA9OWR0QiJHP8TrOhTcb4n0zkDrRXzTojDxAtxkI= X-Google-Smtp-Source: AGHT+IHrCH2QP8YSeNxcpmti+oJybVapjdAQF0xXAg9LALM/BVRF5cF+ipJ/LZMYwaaNQMtlktBVEQ== X-Received: by 2002:a17:90b:1b01:b0:2f6:e47c:1750 with SMTP id 98e67ed59e1d1-2fa2487f21cmr359591a91.13.1738872052318; Thu, 06 Feb 2025 12:00:52 -0800 (PST) Received: from stoup.. (71-212-39-66.tukw.qwest.net. [71.212.39.66]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2fa09b3ee24sm1808857a91.36.2025.02.06.12.00.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 12:00:52 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 47/61] target/arm: Implement SME2 FCVT (widening), FCVTL Date: Thu, 6 Feb 2025 11:57:01 -0800 Message-ID: <20250206195715.2150758-48-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250206195715.2150758-1-richard.henderson@linaro.org> References: <20250206195715.2150758-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1032; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1032.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Signed-off-by: Richard Henderson --- target/arm/tcg/helper-sme.h | 2 ++ target/arm/tcg/sme_helper.c | 38 ++++++++++++++++++++++++++++++++++ target/arm/tcg/translate-sme.c | 5 +++++ target/arm/tcg/sme.decode | 5 +++++ 4 files changed, 50 insertions(+) diff --git a/target/arm/tcg/helper-sme.h b/target/arm/tcg/helper-sme.h index cb81f89fb3..04db920299 100644 --- a/target/arm/tcg/helper-sme.h +++ b/target/arm/tcg/helper-sme.h @@ -218,3 +218,5 @@ DEF_HELPER_FLAGS_4(sme2_bfcvt, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) DEF_HELPER_FLAGS_4(sme2_bfcvtn, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) DEF_HELPER_FLAGS_4(sme2_fcvt_n, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) DEF_HELPER_FLAGS_4(sme2_fcvtn, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) +DEF_HELPER_FLAGS_4(sme2_fcvt_w, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) +DEF_HELPER_FLAGS_4(sme2_fcvtl, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32) diff --git a/target/arm/tcg/sme_helper.c b/target/arm/tcg/sme_helper.c index 6d2b83d26a..8289a02bfa 100644 --- a/target/arm/tcg/sme_helper.c +++ b/target/arm/tcg/sme_helper.c @@ -1562,3 +1562,41 @@ void HELPER(sme2_fcvtn)(void *vd, void *vs, float_status *fpst, uint32_t desc) d[H2(i * 2 + 1)] = d1; } } + +/* Expand and convert */ +void HELPER(sme2_fcvt_w)(void *vd, void *vs, float_status *fpst, uint32_t desc) +{ + ARMVectorReg scratch __attribute__((uninitialized)); + size_t oprsz = simd_oprsz(desc); + size_t i, n = oprsz / 4; + float16 *s = vs; + float32 *d0 = vd; + float32 *d1 = vd + sizeof(ARMVectorReg); + + if (vd == vs) { + s = memcpy(&scratch, s, oprsz); + } + + for (i = 0; i < n; ++i) { + d0[H4(i)] = float16_to_float32(s[H2(i)], true, fpst); + } + for (i = 0; i < n; ++i) { + d1[H4(i)] = float16_to_float32(s[H2(n + i)], true, fpst); + } +} + +/* Deinterleave and convert. */ +void HELPER(sme2_fcvtl)(void *vd, void *vs, float_status *fpst, uint32_t desc) +{ + size_t i, n = simd_oprsz(desc) / 4; + float16 *s = vs; + float32 *d0 = vd; + float32 *d1 = vd + sizeof(ARMVectorReg); + + for (i = 0; i < n; ++i) { + float32 v0 = float16_to_float32(s[H2(i * 2 + 0)], true, fpst); + float32 v1 = float16_to_float32(s[H2(i * 2 + 1)], true, fpst); + d0[H4(i)] = v0; + d1[H4(i)] = v1; + } +} diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c index 777ea15a80..2b45244e23 100644 --- a/target/arm/tcg/translate-sme.c +++ b/target/arm/tcg/translate-sme.c @@ -1288,3 +1288,8 @@ TRANS_FEAT(FCVT_n, aa64_sme2, do_zz_fpst, a, 0, FPST_A64, gen_helper_sme2_fcvt_n) TRANS_FEAT(FCVTN, aa64_sme2, do_zz_fpst, a, 0, FPST_A64, gen_helper_sme2_fcvtn) + +TRANS_FEAT(FCVT_w, aa64_sme2_f16f16, do_zz_fpst, a, 0, + FPST_A64_F16, gen_helper_sme2_fcvt_w) +TRANS_FEAT(FCVTL, aa64_sme2_f16f16, do_zz_fpst, a, 0, + FPST_A64_F16, gen_helper_sme2_fcvtl) diff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode index 8cca7d0d46..644794bdc1 100644 --- a/target/arm/tcg/sme.decode +++ b/target/arm/tcg/sme.decode @@ -725,9 +725,14 @@ FMLS_nx_d 11000001 1101 .... 1 .. 00. ...00 10 ... @azx_4x1_i1_o3 &zz_n zd zn n @zz_1x2 ........ ... ..... ...... ..... zd:5 \ &zz_n n=1 zn=%zn_ax2 +@zz_2x1 ........ ... ..... ...... zn:5 ..... \ + &zz_n n=1 zd=%zd_ax2 BFCVT 11000001 011 00000 111000 ....0 ..... @zz_1x2 BFCVTN 11000001 011 00000 111000 ....1 ..... @zz_1x2 FCVT_n 11000001 001 00000 111000 ....0 ..... @zz_1x2 FCVTN 11000001 001 00000 111000 ....1 ..... @zz_1x2 + +FCVT_w 11000001 101 00000 111000 ..... ....0 @zz_2x1 +FCVTL 11000001 101 00000 111000 ..... ....1 @zz_2x1