From patchwork Fri Oct 18 13:19:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Aleksandar Rakic X-Patchwork-Id: 13841750 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E2B6CD30008 for ; Fri, 18 Oct 2024 13:20:04 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1t1mtD-0008MI-5z; Fri, 18 Oct 2024 09:19:35 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1t1mt8-0008La-TC for qemu-devel@nongnu.org; Fri, 18 Oct 2024 09:19:30 -0400 Received: from mail-db5eur02on20729.outbound.protection.outlook.com ([2a01:111:f403:2608::729] helo=EUR02-DB5-obe.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1t1mt5-0005az-9l for qemu-devel@nongnu.org; Fri, 18 Oct 2024 09:19:30 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Y625CU7ol1sb7JvK+30yQjcVoU/nubhqOPNGwGan26/BvZHWPVjgVb0BrD2XRv5xSbJxHOy/rO1rsi3fIMOxbl7k7HsYFtoEBbGUpLbYOq60FBMhSP8zbvDfp1NAgg/rSt4O4ort2U5S9uDWYKjCaO76noQ5jrEell8dWlbgCgxHbdZDA2bLkohcH4JvARDAO0FSY6StQ0Q+oi3RLsZyWm/X956+F4tYmr2DSjvHkYOlJmEk4Ibpb/GtzHvMErvNWq3BxsRFvZNus/qJl+CKIdbt+gWcl0ST1i6+pcpbteGPltTd9gVkeaP8pzJq+BfBt8NP1m8kvwa2ocSI+k5JDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=laIGXlrPJrOF4CIktZeKC+Mdh4KBEEY17olu7zYoTvo=; b=uABqNze6KglPDG3Uddb3IB5Wkw4A5BriTfKf953rH9vSBGO7sZcyaqt2gYeujVscSwR15iZyaPUJj+iVoxSy8Zc9Js9dvbiWq8y5w8V+MGFJCO8l1xikjRqAHvoAyHFRlUmTWweGF209a7Wqd3EQR3+AgFXchPE7XAdDmpJMRM4ZhpxfaNSkcJNfmOS9/3FRKZko8u1DgGBwaVyMoUl6s5QWuP2rtZUr0CBOQwOWOk73WRVNjYFtW6ak9l9a6TV8fTNyuFjLBy3//ouz9XPhjIRYk+r7S2IAWEYz6NmaTJC/n3g9/3+0TMeTrsfTQvZSh8r/iSK/WfA+bB5FLM95Cw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=htecgroup.com; dmarc=pass action=none header.from=htecgroup.com; dkim=pass header.d=htecgroup.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=htecgroup.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=laIGXlrPJrOF4CIktZeKC+Mdh4KBEEY17olu7zYoTvo=; b=CPUHeKPsthbHHjYidHEDK5cqcwEBE3p5YD3Smaxwlk0Y8tHBpsR8386Rhv9hegZeCXARTca1T56wseLeAAvOE/rVvnZ3h62XmcnThH/2BrXY2nKQnKT2U77Y2FwE0zYVjJLjFeu3KWs2Hz98tLd5VnaMGNe1dK7X6V+IjhjZDFmKK6K8r4DSyz9Cxs2u2J/zcZKhy1PJU52NG2fgWSygKvot+oaLD1smjWeVkgvTY+pN482b21Xf1TJ6XsQh25A/G5uDli9GMEo7ByRxkR16MOwrgbGs/TXxGWR12n1e0TDNrWynrn2MQ7ETBPJK45WQ9Tjm6yy45YE7UXFApcGptA== Received: from AM9PR09MB4851.eurprd09.prod.outlook.com (2603:10a6:20b:2d4::13) by GV2PR09MB5889.eurprd09.prod.outlook.com (2603:10a6:150:ae::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.21; Fri, 18 Oct 2024 13:19:20 +0000 Received: from AM9PR09MB4851.eurprd09.prod.outlook.com ([fe80::2fed:370:dd45:13a2]) by AM9PR09MB4851.eurprd09.prod.outlook.com ([fe80::2fed:370:dd45:13a2%6]) with mapi id 15.20.8069.020; Fri, 18 Oct 2024 13:19:20 +0000 From: Aleksandar Rakic To: "qemu-devel@nongnu.org" CC: Djordje Todorovic , "cfu@mips.com" , "arikalo@gmail.com" , "peter.maydell@linaro.org" Subject: [PATCH v2 2/8] Add support for emulation of CRC32 instructions Thread-Topic: [PATCH v2 2/8] Add support for emulation of CRC32 instructions Thread-Index: AQHbIVx/R3c9oMbvj0aG2U7xVQ7y0A== Date: Fri, 18 Oct 2024 13:19:20 +0000 Message-ID: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=htecgroup.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: AM9PR09MB4851:EE_|GV2PR09MB5889:EE_ x-ms-office365-filtering-correlation-id: 71509ca5-f32f-49a3-d824-08dcef7779bb x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; ARA:13230040|366016|1800799024|376014|38070700018; x-microsoft-antispam-message-info: =?iso-8859-1?q?3OL3NZJA75IuPmnPTC8f9afEoR?= =?iso-8859-1?q?NV2bvk8WYbF5NIoTwQDSGeDvtxKkTJ2j9DGl17jQrL+zlTlbxc/L2fycElqs?= =?iso-8859-1?q?IeyueBBNtjt/bCaCl8+eB3oh9lriEmGoUJrgsdDJ0B2AhTN/5cF1z8JQXhmz?= =?iso-8859-1?q?Ctr72IjTNxrgN3/Bsmw7Z/8DUg0/GQTOtgUaszI6F44RATaJFrCr7Z3tEl5+?= =?iso-8859-1?q?SehmczoOgAuXfw+aIXQde6cpsAzqCQvTRva028kKkipsLh0GzsILMVUSXUsS?= =?iso-8859-1?q?vnwvlBDd/a9CQzL4nv6i9HRe6ifct1keLDezIGYEIqz6GfPqADeTtAADXq40?= =?iso-8859-1?q?pOXBAd5hZHNRnKkgMefwS2AQ/uXthmdWvdpP4I2AW/g29Xc+s22GOJnLItoT?= =?iso-8859-1?q?1GGtiNM5XNfDoMgbMK2njdDoTGJcNDuiO2pPvTvi3g4Kqud0yZ8+W6LGaNpL?= =?iso-8859-1?q?FA/5RxQHkeILMpb1spY4e7mcSzqBWG0GgFIuFsEmSCQTSNh5VTBw2W/5QBi1?= =?iso-8859-1?q?2rhTnBNio8wzxc88lNfHIOZtpjxSvRDyo1pcnqYukeCQ7buqLfy3Tzmq/SfH?= =?iso-8859-1?q?c2Pi5vanl6k7LoxK4jF+MDVEl+meorRxHqZbLDRLOGL3LNRVX4dJ8zrLi/Dw?= =?iso-8859-1?q?cyd3Qa2WyPH2j9BFIDeLtH7t19TIoKk5Kn93kC0KXXoAPL44CDWWWcL4tB/+?= =?iso-8859-1?q?XYlpPr3GWcVJ+5NA7h883FRGteR/lSKfCdynPMsWRulPnIIH0VKRYnY0HPZy?= =?iso-8859-1?q?aDCAl2JaWxz1YoLvAOuiEIeiuVjxL0GpwXuSq3fIwMlkwl8QgJDqzwVFa5uD?= =?iso-8859-1?q?/vDaT/Vyqw4qIUvY8NM1KtVmGmXPXQ04NaqjEw+fqw2HK3QHYbbq5sR0qc2k?= =?iso-8859-1?q?9IBAjqtoCosBhRApAMk2a3/J20yPIfCL/B6LBN85gBfzq/qB0LY4dF5Vm7+z?= =?iso-8859-1?q?fAxKKdUnNXr9ynWI6BOSVoMroNirHM02PimfB8DkFa+kidYqmRMJWDeCbcsm?= =?iso-8859-1?q?ktHOTaayfRR4qouL3vWCvcDZmot+18wiX5yLyauWMVblCN1tyfIKKVtaKgbD?= =?iso-8859-1?q?qRewRFyb9oX1WWaCwhJ19V0pMIM132ffh5F6r840Ail8ts3TxVPkDkMRnSql?= =?iso-8859-1?q?d3rU+K7X2SO9MnDzFvChZLLiJBqvsM+ckoPyszpOk7XSR2NY1nbh3N1+Lig2?= =?iso-8859-1?q?+RyLbtMSoz8NwDkAuphgQu9cJVQRsZhjPHHdjdzp8TwrwB/X2mjSMiyNnfVC?= =?iso-8859-1?q?WYpFYIyWPHR3oSWTr+AGfy9+31M7eVv3EN5fTnMIO42hVEcS/mcvLq2r+3DR?= =?iso-8859-1?q?nu3mcpr+0oURsDCA5/IVem0lHX5zxXqpkNm95Euke9hh0NRXXxrrFlsyuR67?= =?iso-8859-1?q?sj5cNWxHeLY30fV0DA9LyQLJRdaSpbk+SMBv/SeLCBJROzy1wOQjGdfZpH+E?= =?iso-8859-1?q?sh?= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM9PR09MB4851.eurprd09.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(366016)(1800799024)(376014)(38070700018); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?q?DMDnApg9hmB+PytEEqPTC41?= =?iso-8859-1?q?2QNbncpSV3mDapvNz5waf7JsNZSC2fS9Sj4MLw5rtbLA2xV6f8HXe8QGjayF?= =?iso-8859-1?q?UPZbykyLGYhOaMt4hDDGuSXCUDEldjT6xEP84e+Ndzt1RQiZHLKFxrlnp/3B?= =?iso-8859-1?q?9dIvNESi6QKY7+672oy15mltg2n4FJxdgT0Ek03S+FEk3WNgEiHNZbIBlO+O?= =?iso-8859-1?q?XWrKSrni7Sh3d71qSKU6DyopdDwv97QOlKWSMbv58SFJW8N5B3bD9QvTQt1T?= =?iso-8859-1?q?mb7xqlmOzaAvRH/KLX6yei7JWE0lyuiGkxeOIP8YlneVsRuakNwsBlZbgjRR?= =?iso-8859-1?q?k1m5EcDk/XrBiAAzEIXYdxqpztivrdirgM9keinfeGN6Xn6gtB07TQjrVim5?= =?iso-8859-1?q?QhTz5iMChtx15HGU8aVt4kmFmGh59TfCJ6u3+pjngHs6OUFMjNaXJCsEU0Bb?= =?iso-8859-1?q?t4skTgB4hIfrHBhJfFDiGEwAmBvjSXBCtgvHnXCt4A93T47o4lNM3nM+tbQh?= =?iso-8859-1?q?kEOmIWe25YuyK/LPtYb7n8FPdfRTAatAyUJQV/mx/y7U4TWbBIF/rIGnTt5T?= =?iso-8859-1?q?PpLND0e6UL5SD5pW4wX8Z9yvgK3pL8FRGiB5mItWZnuKLC5nLT0VgknSahWr?= =?iso-8859-1?q?fLXNuWax+Kyt0cHWxFFO61LKE0QeGXvClA6nO/kWIMXn1Sc6oLt+QEhwDf4X?= =?iso-8859-1?q?OC4bUFcwHjImS6HOy86EMoRWWET+6NYfzQbG4g/fkZ2/1/BEgmNaaj0cAStz?= =?iso-8859-1?q?T/0OKvv3SQwUpWP9oU69UkVvKcCZgr5wF8ew7VIMODudVqZPUFW41lthOiOA?= =?iso-8859-1?q?WHQLsz1RXhpsZnxaEx0ezNReNmYil91Kqi79ngc5HUeyZoz8u3MkDb6i3iYU?= =?iso-8859-1?q?VePT+9/+5V3Fi04xC98mVyvGRrk0GpKKD0z4xsCuBIjYCYUczkcjHPKAtdun?= =?iso-8859-1?q?emmaKdU58Nl1mRSSAhnkpD/xEWr0bMWGzC5384Jk9jWufqh7TY96PbPdSz0g?= =?iso-8859-1?q?Pa0QquzHHhgzj3R6OKH6cHx51quSZLbCtjC673KQ89fej7cFp5rudwlqyCjn?= =?iso-8859-1?q?YTrtfwOgKH9olQQ4U7aUP/bbNzsEO/GOuy9R8iPF1och7DJwMJRa0+yQ8J3D?= =?iso-8859-1?q?WOJu3L+vdx8CTisdzM07rnE1AaFRmPGlizv/RcdrPjb6UmGxZEbS6Kr1c4Qj?= =?iso-8859-1?q?1ghpUPtxdh1OjTX4Ajq3D4WvhjCGa4jIXhvxo5gRM5VF0fmWJlusA/M+jmWa?= =?iso-8859-1?q?N7SOsxwJJ0yp5oF9Cxy1iSLyfinqb1vYdfVf72Hs20WjNjrQEBmFC+qjGLST?= =?iso-8859-1?q?74QsgXAvVvg951cVVYJ42KxmJETRPsvsJKkqPubtjqrGLUScctmL7BhrzoML?= =?iso-8859-1?q?Tm0waT/qwV9/efXCzYbtDg9WqVWFTIR9bWuQrGGFWibvBGpwwOcoU7o8uQsH?= =?iso-8859-1?q?KWpYhwMSz+8rxAv7i9hQf00Ll30vUyf5PXdf33dO4uYTjVFIUgsdjqu6cXrn?= =?iso-8859-1?q?t+7FVDJO4FE6XY3sXzPt7L9UO2Mus6I9J+80HcE7AFmOwSSMee39sqLk9Lrs?= =?iso-8859-1?q?i9he+z4qIBlfGkTKHl+QiY2KTDxoJmfvDR+GdYugrrIcFm5tAUGV0pMD26g1?= =?iso-8859-1?q?xFGgU/Lm8at/ayVJlVi524f5ep9MmnskveXw7Kg=3D=3D?= MIME-Version: 1.0 X-OriginatorOrg: htecgroup.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: AM9PR09MB4851.eurprd09.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 71509ca5-f32f-49a3-d824-08dcef7779bb X-MS-Exchange-CrossTenant-originalarrivaltime: 18 Oct 2024 13:19:20.1892 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 9f85665b-7efd-4776-9dfe-b6bfda2565ee X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: GS2JOb6lE7V3pb81xZbkoN0E3v73cU6rgt1gOSLu7FmagXW9FzsMRyz+mUpLxj7UX7bctisXSUCnwTD6Qc56/Nfj4btTjDLKtLGQERG0Fp4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR09MB5889 Received-SPF: pass client-ip=2a01:111:f403:2608::729; envelope-from=aleksandar.rakic@htecgroup.com; helo=EUR02-DB5-obe.outbound.protection.outlook.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Add emulation of MIPS' CRC32 (Cyclic Redundancy Check) instructions. Reuse zlib crc32() and Linux crc32c(). Cherry-picked 4cc974938aee1588f852590509004e340c072940 from https://github.com/MIPS/gnutools-qemu Signed-off-by: Yongbok Kim Signed-off-by: Aleksandar Markovic Signed-off-by: Aleksandar Rakic Reviewed-by: Aleksandar Rikalo --- target/mips/helper.h | 2 ++ target/mips/meson.build | 1 + target/mips/tcg/op_helper.c | 26 ++++++++++++++++++++++++++ target/mips/tcg/translate.c | 37 +++++++++++++++++++++++++++++++++++++ target/mips/tcg/translate.h | 1 + 5 files changed, 67 insertions(+) diff --git a/target/mips/helper.h b/target/mips/helper.h index 0f8462febb..752748d5e6 100644 --- a/target/mips/helper.h +++ b/target/mips/helper.h @@ -21,6 +21,8 @@ DEF_HELPER_FLAGS_1(bitswap, TCG_CALL_NO_RWG_SE, tl, tl) DEF_HELPER_FLAGS_1(dbitswap, TCG_CALL_NO_RWG_SE, tl, tl) #endif +DEF_HELPER_3(crc32, tl, tl, tl, i32) +DEF_HELPER_3(crc32c, tl, tl, tl, i32) DEF_HELPER_FLAGS_4(rotx, TCG_CALL_NO_RWG_SE, tl, tl, i32, i32, i32) /* microMIPS functions */ diff --git a/target/mips/meson.build b/target/mips/meson.build index a26d1e1f79..d2d686fc0c 100644 --- a/target/mips/meson.build +++ b/target/mips/meson.build @@ -7,6 +7,7 @@ mips_ss.add(files( 'gdbstub.c', 'msa.c', )) +mips_ss.add(zlib) if have_system subdir('sysemu') diff --git a/target/mips/tcg/op_helper.c b/target/mips/tcg/op_helper.c index 65403f1a87..22600697f0 100644 --- a/target/mips/tcg/op_helper.c +++ b/target/mips/tcg/op_helper.c @@ -25,6 +25,8 @@ #include "exec/exec-all.h" #include "exec/memop.h" #include "fpu_helper.h" +#include "qemu/crc32c.h" +#include static inline target_ulong bitswap(target_ulong v) { @@ -143,6 +145,30 @@ target_ulong helper_rotx(target_ulong rs, uint32_t shift, uint32_t shiftx, return (int64_t)(int32_t)(uint32_t)tmp5; } +/* these crc32 functions are based on target/arm/helper-a64.c */ +target_ulong helper_crc32(target_ulong val, target_ulong m, uint32_t sz) +{ + uint8_t buf[8]; + target_ulong mask = ((sz * 8) == 64) ? + (target_ulong) -1ULL : + ((1ULL << (sz * 8)) - 1); + + m &= mask; + stq_le_p(buf, m); + return (int32_t) (crc32(val ^ 0xffffffff, buf, sz) ^ 0xffffffff); +} + +target_ulong helper_crc32c(target_ulong val, target_ulong m, uint32_t sz) +{ + uint8_t buf[8]; + target_ulong mask = ((sz * 8) == 64) ? + (target_ulong) -1ULL : + ((1ULL << (sz * 8)) - 1); + m &= mask; + stq_le_p(buf, m); + return (int32_t) (crc32c(val, buf, sz) ^ 0xffffffff); +} + void helper_fork(target_ulong arg1, target_ulong arg2) { /* diff --git a/target/mips/tcg/translate.c b/target/mips/tcg/translate.c index 333469b268..256fa0893e 100644 --- a/target/mips/tcg/translate.c +++ b/target/mips/tcg/translate.c @@ -430,6 +430,7 @@ enum { OPC_LWE = 0x2F | OPC_SPECIAL3, /* R6 */ + OPC_CRC32 = 0x0F | OPC_SPECIAL3, R6_OPC_PREF = 0x35 | OPC_SPECIAL3, R6_OPC_CACHE = 0x25 | OPC_SPECIAL3, R6_OPC_LL = 0x36 | OPC_SPECIAL3, @@ -13691,6 +13692,30 @@ static void decode_opc_special2_legacy(CPUMIPSState *env, DisasContext *ctx) } } +static void gen_crc32(DisasContext *ctx, int rd, int rs, int rt, int sz, + int crc32c) +{ + TCGv t0; + TCGv t1; + TCGv_i32 tsz = tcg_constant_i32(1 << sz); + if (rd == 0) { + /* Treat as NOP. */ + return; + } + t0 = tcg_temp_new(); + t1 = tcg_temp_new(); + + gen_load_gpr(t0, rt); + gen_load_gpr(t1, rs); + + if (crc32c) { + gen_helper_crc32c(cpu_gpr[rd], t0, t1, tsz); + } else { + gen_helper_crc32(cpu_gpr[rd], t0, t1, tsz); + } + +} + static void decode_opc_special3_r6(CPUMIPSState *env, DisasContext *ctx) { int rs, rt, rd, sa; @@ -13705,6 +13730,17 @@ static void decode_opc_special3_r6(CPUMIPSState *env, DisasContext *ctx) op1 = MASK_SPECIAL3(ctx->opcode); switch (op1) { + case OPC_CRC32: + if (unlikely(!ctx->crcp) || + unlikely((extract32(ctx->opcode, 6, 2) == 3) && + (!(ctx->hflags & MIPS_HFLAG_64))) || + unlikely((extract32(ctx->opcode, 8, 3) >= 2))) { + gen_reserved_instruction(ctx); + } + gen_crc32(ctx, rt, rs, rt, + extract32(ctx->opcode, 6, 2), + extract32(ctx->opcode, 8, 3)); + break; case R6_OPC_PREF: if (rt >= 24) { /* hint codes 24-31 are reserved and signal RI */ @@ -15346,6 +15382,7 @@ static void mips_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs) ctx->abs2008 = (env->active_fpu.fcr31 >> FCR31_ABS2008) & 1; ctx->mi = (env->CP0_Config5 >> CP0C5_MI) & 1; ctx->gi = (env->CP0_Config5 >> CP0C5_GI) & 3; + ctx->crcp = (env->CP0_Config5 >> CP0C5_CRCP) & 1; restore_cpu_state(env, ctx); #ifdef CONFIG_USER_ONLY ctx->mem_idx = MIPS_HFLAG_UM; diff --git a/target/mips/tcg/translate.h b/target/mips/tcg/translate.h index 2b6646b339..ce2c1da6f4 100644 --- a/target/mips/tcg/translate.h +++ b/target/mips/tcg/translate.h @@ -51,6 +51,7 @@ typedef struct DisasContext { bool abs2008; bool mi; int gi; + bool crcp; } DisasContext; #define DISAS_STOP DISAS_TARGET_0