| Message ID | 1590737775-4798-1-git-send-email-masonccyang@mxic.com.tw (mailing list archive) |
|---|---|
| Headers | show |
| Series | mtd: spi-nor: add xSPI Octal DTR support | expand |
Hi Mason, On 29/05/20 03:36PM, Mason Yang wrote: > Mason Yang (7): > mtd: spi-nor: sfdp: get octal mode maximum speed from BFPT > mtd: spi-nor: sfdp: parse xSPI Profile 1.0 table I think you've misunderstood what Boris meant. The idea of specifying a dependency on a patch set is assuming that entire series is already applied to the main branch, and then creating patches on top of those. So, for example, you can checkout the 'master' branch of linux-next. Then apply all 19 of my patches on top of that branch by using 'git am'. Then you add your work there and separate it out on a set of commits. If you'd to that, you won't need to add a separate patch for parsing the Profile 1.0 table because I've already done that in my series. All you need to do is add the extra things, like adding parsing of a DWORD that my series doesn't, or adding support for your Macronix flash. > mtd: spi-nor: sfdp: parse command sequences to change octal DTR mode > mtd: spi-nor: core: add configuration register 2 read & write support > mtd: spi-nor: core: execute command sequences to change octal DTR mode > spi: mxic: patch for octal DTR mode support > mtd: spi-nor: macronix: Add Octal 8D-8D-8D supports for Macronix > mx25uw51245g > > drivers/mtd/spi-nor/core.c | 151 ++++++++++++++++++++++++- > drivers/mtd/spi-nor/core.h | 41 +++++++ > drivers/mtd/spi-nor/macronix.c | 55 +++++++++ > drivers/mtd/spi-nor/sfdp.c | 246 +++++++++++++++++++++++++++++++++++++++++ > drivers/mtd/spi-nor/sfdp.h | 4 + > drivers/spi/spi-mxic.c | 98 ++++++++++------ > 6 files changed, 562 insertions(+), 33 deletions(-) >
+ YC Lin in loop, YC(ycllin@mxic.com.tw)will take over this patch set. > Subject > > [PATCH v4 0/7] mtd: spi-nor: add xSPI Octal DTR support > > Hello, > > JESD216C has defined specification for Octal 8S-8S-8S and 8D-8D-8D. > Based on JEDEC216C Basic Flash Parameter Table (BFPT) driver extract > DWORD-18: command and command extension type. > DWORD-20: Maximum operation speed of device in Octal mode. > > xSPI profile 1.0 table: > DWORD-1: Read Fast command, the number of dummy cycles and address nbytes > for Read Status Register command. > DWORD-2: Read/Write volatile Register command for CFG Reg2. > DWORD-4 and DWORD-5: dummy cycles used for various frequencies based on > maximum speed of device from BFPT 20th DWORD. > > Ccommand sequences to change to octal DTR mode: > The length of each command sequence is 8 per byte for single SPI mode and > patching driver to parse and execute these sequences for octal DTR mode. > > By Vignesh's comments, this patches set is dependency on Pratyush's > [1][2][5][7][8] and [10][12]. > > Tested on Macronix's Zynq PicoZed board with Macronix's SPI controller > (spi-mxic.c) driver patched on mx25uw51245g Octal flash. > CONFIDENTIALITY NOTE: This e-mail and any attachments may contain confidential information and/or personal data, which is protected by applicable laws. Please be reminded that duplication, disclosure, distribution, or use of this e-mail (and/or its attachments) or any part thereof is prohibited. If you receive this e-mail in error, please notify us immediately and delete this mail as well as its attachment(s) from your system. In addition, please be informed that collection, processing, and/or use of personal data is prohibited unless expressly permitted by personal data protection laws. Thank you for your attention and cooperation. Macronix International Co., Ltd. ===================================================================== ============================================================================ CONFIDENTIALITY NOTE: This e-mail and any attachments may contain confidential information and/or personal data, which is protected by applicable laws. Please be reminded that duplication, disclosure, distribution, or use of this e-mail (and/or its attachments) or any part thereof is prohibited. If you receive this e-mail in error, please notify us immediately and delete this mail as well as its attachment(s) from your system. In addition, please be informed that collection, processing, and/or use of personal data is prohibited unless expressly permitted by personal data protection laws. Thank you for your attention and cooperation. Macronix International Co., Ltd. =====================================================================
Hi, Mason, YC Lin, We'll have to figure out how we can best use the "Command Sequences to Change to Octal DDR" table. Would be great if you continue to work on this. One has to rebase this series on top of v5.10-rc1 with Pratyush's series [1] applied in advance. Please let me know about your plans with this series. Cheers, ta [1] https://patchwork.ozlabs.org/project/linux-mtd/cover/20201005153138.6437-1-p.yadav@ti.com/
Hello, JESD216C has defined specification for Octal 8S-8S-8S and 8D-8D-8D. Based on JEDEC216C Basic Flash Parameter Table (BFPT) driver extract DWORD-18: command and command extension type. DWORD-20: Maximum operation speed of device in Octal mode. xSPI profile 1.0 table: DWORD-1: Read Fast command, the number of dummy cycles and address nbytes for Read Status Register command. DWORD-2: Read/Write volatile Register command for CFG Reg2. DWORD-4 and DWORD-5: dummy cycles used for various frequencies based on maximum speed of device from BFPT 20th DWORD. Ccommand sequences to change to octal DTR mode: The length of each command sequence is 8 per byte for single SPI mode and patching driver to parse and execute these sequences for octal DTR mode. By Vignesh's comments, this patches set is dependency on Pratyush's [1][2][5][7][8] and [10][12]. Tested on Macronix's Zynq PicoZed board with Macronix's SPI controller (spi-mxic.c) driver patched on mx25uw51245g Octal flash. [1] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-2-p.yadav@ti.com/ [2] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-3-p.yadav@ti.com/ [5] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-6-p.yadav@ti.com/ [7] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-8-p.yadav@ti.com/ [8] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-9-p.yadav@ti.com/ [10] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-11-p.yadav@ti.com/ [12] https://patchwork.ozlabs.org/project/linux-mtd/patch/20200525091544.17270-13-p.yadav@ti.com/ Summary of change log v4: Removed Pratyush's patches set part. v3: Add support command sequences to change octal DTR mode and based on part of Pratyush's patches set. v2: Parse BFPT & xSPI table for Octal 8D-8D-8D mode parameters and enable Octal mode in spi_nor_late_init_params(). Using Macros in spi_nor_spimem_read_data, spi_nor_spimem_write_data and so on by Vignesh comments. v1: Without parsing BFPT & xSPI profile 1.0 table and enter Octal 8D-8D-8D mode directly in spi_nor_fixups hooks. thnaks for your time and review. best regards, Mason Mason Yang (7): mtd: spi-nor: sfdp: get octal mode maximum speed from BFPT mtd: spi-nor: sfdp: parse xSPI Profile 1.0 table mtd: spi-nor: sfdp: parse command sequences to change octal DTR mode mtd: spi-nor: core: add configuration register 2 read & write support mtd: spi-nor: core: execute command sequences to change octal DTR mode spi: mxic: patch for octal DTR mode support mtd: spi-nor: macronix: Add Octal 8D-8D-8D supports for Macronix mx25uw51245g drivers/mtd/spi-nor/core.c | 151 ++++++++++++++++++++++++- drivers/mtd/spi-nor/core.h | 41 +++++++ drivers/mtd/spi-nor/macronix.c | 55 +++++++++ drivers/mtd/spi-nor/sfdp.c | 246 +++++++++++++++++++++++++++++++++++++++++ drivers/mtd/spi-nor/sfdp.h | 4 + drivers/spi/spi-mxic.c | 98 ++++++++++------ 6 files changed, 562 insertions(+), 33 deletions(-)