Message ID | 1575907443-26377-4-git-send-email-wan.ahmad.zainie.wan.mohamad@intel.com (mailing list archive) |
---|---|
State | New, archived |
Headers | show |
Series | spi: dw: Add support for DesignWare DWC_ssi | expand |
diff --git a/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.txt b/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.txt index 59904bdbef66..fccd4b0f91f5 100644 --- a/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.txt +++ b/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.txt @@ -6,6 +6,7 @@ Required properties: - "snps,dw-apb-ssi" - "mscc,<soc>-spi", where soc is "ocelot" or "jaguar2" - "amazon,alpine-dw-apb-ssi" + - "snps,dwc-ssi-1.01a" - reg : The register base for the controller. For "mscc,<soc>-spi", a second register set is required (named ICPU_CFG:SPI_MST)