From patchwork Mon Jun 8 10:33:37 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?Sm9obnNvbiBDSCBDaGVuICjpmbPmmK3li7Mp?= X-Patchwork-Id: 11593041 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 7BB5014E3 for ; Mon, 8 Jun 2020 10:33:40 +0000 (UTC) Received: from web01.groups.io (web01.groups.io [66.175.222.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 54E502076C for ; Mon, 8 Jun 2020 10:33:40 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=lists.cip-project.org header.i=@lists.cip-project.org header.b="HcBX1yeG" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 54E502076C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=moxa.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=bounce+64572+4750+4520428+8129116@lists.cip-project.org X-Received: by 127.0.0.2 with SMTP id KYOSYY4521763xelpAF68PJb; Mon, 08 Jun 2020 03:33:40 -0700 X-Received: from APC01-PU1-obe.outbound.protection.outlook.com (APC01-PU1-obe.outbound.protection.outlook.com []) by mx.groups.io with SMTP id smtpd.web10.27116.1591612417765272653 for ; Mon, 08 Jun 2020 03:33:39 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KvUIFCOUDCjBTwa1v+s6+WHy0xNKh586Irj72tGNrsTM9TTUo+naZqnXwTPvlK03AO+VWTa5rypnZYBKmTbh4ZQcvRCGhiVdIPHgrT7T98LxWitxD+ZCJAAckt68eKRtYvWHr9I9X8MNoHxnQsHHZiO3kl0GMYCJrg9WDDiiDtGIL9ZUJBRqgJEDo68I4ylmQjtxmpDp5W4cZeYtxG+fDrGnb8S1LT20Pp/Ft6Y7IB1/d9u+OpP/zAnKb4Kr6n5h8PhH9UMrFrpL0lIMbpYpIrmwYYQUo2zDo3VAG4KudEr8FKGp8pt+ygAk7RCS0xYtI6/kD/K3omkY327G9tkrjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=46xp5Y7ZncZx86s+AifFbF74lQa9q8u5Wlep+QiShM8=; b=RoOLXoMWKJnKTOgOX61CKO/2ks25WLdOmoF+SnRx6Tpf3jAALt/hnVbZp6pohwUpHJUyuAlbC1PR3+gSg6yKTWMAD+avnpipEBwZ0Slg+jfpH2qdxdpS0LM8HDCafnaDud4Pl4SiMIukZwZWjY/6x4k5oOYaJzbg1333QjeUYSpYBYD/uak2gHgGKwMc4d17hF1OqXZ2nTRaA1lTIuPzpDZQW4/mUaCzuacu7PTe1pxE6xv3+WtUzP+ITf6/IFcI+beteYNNN6998e48snwYS/OKb2iYfSz/hn+MXSodkgwm7CKKTfr4ckEwPAlmDkdVfRQp6XOqVqkNuzL1zLlPvA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=moxa.com; dmarc=pass action=none header.from=moxa.com; dkim=pass header.d=moxa.com; arc=none X-Received: from HK2PR01MB3281.apcprd01.prod.exchangelabs.com (2603:1096:202:22::12) by HK2PR01MB3378.apcprd01.prod.exchangelabs.com (2603:1096:202:22::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3066.18; Mon, 8 Jun 2020 10:33:37 +0000 X-Received: from HK2PR01MB3281.apcprd01.prod.exchangelabs.com ([fe80::712b:170d:f873:68a3]) by HK2PR01MB3281.apcprd01.prod.exchangelabs.com ([fe80::712b:170d:f873:68a3%6]) with mapi id 15.20.3066.023; Mon, 8 Jun 2020 10:33:37 +0000 From: "johnsonch.chen@moxa.com" To: "nobuhiro1.iwamatsu@toshiba.co.jp" , "pavel@denx.de" , "cip-dev@lists.cip-project.org" Subject: [cip-dev] [PATCH 4.4.y-cip 1/3] ARM: dts: am33xx: Added macros for numeric pinmux addresses Thread-Topic: [PATCH 4.4.y-cip 1/3] ARM: dts: am33xx: Added macros for numeric pinmux addresses Thread-Index: AQHWPX0Zto1AlmOWqEKHG+fmEkG11Q== Date: Mon, 8 Jun 2020 10:33:37 +0000 Message-ID: Accept-Language: zh-TW, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [123.51.145.16] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 1a0e3b3e-fa12-4f3f-f300-08d80b976744 x-ms-traffictypediagnostic: HK2PR01MB3378: x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:97; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: OusSQ9LFRv4D9MyjyQoe/7w/bVEwefbjiJVcTA019nicoBGNjsBnm6LNoXunSR9GwFu8gnB/m9/7jaPIy+Gd9EzoNUgxcEvlDQcgY4lLxSxU74fvUuId3TU6d6VfeMvMitWFAsj6BLcd+dXcfEjG+CSW0LiqH2+gu4Lp7nG88Z4LR8rnpcC9FYfJ5+Mkzs8rVbq9cUvkDuQpyQtyQUgDoSXSbVk4xmXRy9slS/h2xOJLziwCodIR1nkyhNps9MszDJu02L6nLwxRxycZy3NEyHd5Tk0RF7zuRhj4DyHzOCgzU7gItcbINJyEUez2ziETJNlea7sOIPraS/HahBk87w== x-ms-exchange-antispam-messagedata: 2e6vFuIPtc32o0P0l5YFsIYcse7VQM15IS9sR9qf8RpRRxZshFJHxzP6f2k7IwMqUXNhcpnZgnzxU9e7ZzwH1LOWscr5Da0wr7XbtXTZXu9YSckxrANIZu75SmeZRaCh5WMaHZG8AJJYku7iEoa0B933voqBVrLrHpL5FZV8NPK9TOH51UrZ6lbc6oRTsxO5Zeyv2P5YQWBZ4oy7sWx75UfaF0qZSHmpsJKUSmB9U/eIAeW5bqRk0eAmk8mS6RwGTIw32YrKBy5g3ap+ZzV6EW/ynAtsK8GkZfTFLug6SVHlMReOx5RxV8mG7Nj67gq1I75ukYEA0SABSX+Mpl21Li7oc7O+vb8mTgChAG5JEysxITECgd3K+qWaGxFxWXYlJRN5nY7X3NOruBbpZqHq/IjDE4YEqofx/Ayx2LQNwBP91mZ5yMsYlxC9I7Pd4IfUw8ViubRZZGbgq0dAyerDmHNd0h8GGu0wi1m1x+SnABc= x-ms-exchange-transport-forked: True MIME-Version: 1.0 X-OriginatorOrg: moxa.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1a0e3b3e-fa12-4f3f-f300-08d80b976744 X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Jun 2020 10:33:37.1785 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 5571c7d4-286b-47f6-9dd5-0aa688773c8e X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: DHuUYQE4QinC9l4pxnsoCNL14x3AwXWQ5hflGYcBSPVH08QiJN5r37sRKdbIUvpAPc+VUDsgaNBhrenAehc3og== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HK2PR01MB3378 Precedence: Bulk List-Unsubscribe: Sender: cip-dev@lists.cip-project.org List-Id: Mailing-List: list cip-dev@lists.cip-project.org; contact cip-dev+owner@lists.cip-project.org Delivered-To: mailing list cip-dev@lists.cip-project.org Reply-To: cip-dev@lists.cip-project.org X-Gm-Message-State: fZmu93DHgzGjk3IrjuP8ely1x4520428AA= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=lists.cip-project.org; q=dns/txt; s=20140610; t=1591612420; bh=gHtV2JQjd6ejcnbog7cC4WPsNNb2h6Bej2UWqflQoyo=; h=Content-Type:Date:From:Reply-To:Subject:To; b=HcBX1yeGQEyYPFAGhzey5vZKju4vt56rkzV674LuZM2i1yBanoFleEPl0pDlw5X3bcX 8IS3oVJ5lY2PGLYgHGDFx2VKUy/10JPW13dO82WDJhu9OG9rhhM+wDCHi4XFqTrYE2rb1 /3SXWiTtfjnpAWcuSZ0RsmsHbajaSZbpn/E= From: Christina Quast commit 7ebd1ea798a4932231b18499df136fb552f6f648 upstream. The values are extraced from the "AM335x SitaraTM Processors Technical Reference Manual", Section 9.3.1 CONTROL_MODULE Registers, based on the file autogenerated by TI PinMux. Signed-off-by: Christina Quast Reviewed-by: Rob Herring Signed-off-by: Tony Lindgren [Johnson: Add SPDX License] Signed-off-by: Johnson Chen --- include/dt-bindings/pinctrl/am33xx.h | 131 ++++++++++++++++++++++++++- 1 file changed, 130 insertions(+), 1 deletion(-) diff --git a/include/dt-bindings/pinctrl/am33xx.h b/include/dt-bindings/pinctrl/am33xx.h index 226f77246a70..17877e85980b 100644 --- a/include/dt-bindings/pinctrl/am33xx.h +++ b/include/dt-bindings/pinctrl/am33xx.h @@ -1,3 +1,4 @@ +/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants specific to AM33XX pinctrl bindings. */ @@ -39,5 +40,133 @@ #undef PIN_OFF_INPUT_PULLDOWN #undef PIN_OFF_WAKEUPENABLE -#endif +#define AM335X_PIN_OFFSET_MIN 0x0800U + +#define AM335X_PIN_GPMC_AD0 0x800 +#define AM335X_PIN_GPMC_AD1 0x804 +#define AM335X_PIN_GPMC_AD2 0x808 +#define AM335X_PIN_GPMC_AD3 0x80c +#define AM335X_PIN_GPMC_AD4 0x810 +#define AM335X_PIN_GPMC_AD5 0x814 +#define AM335X_PIN_GPMC_AD6 0x818 +#define AM335X_PIN_GPMC_AD7 0x81c +#define AM335X_PIN_GPMC_AD8 0x820 +#define AM335X_PIN_GPMC_AD9 0x824 +#define AM335X_PIN_GPMC_AD10 0x828 +#define AM335X_PIN_GPMC_AD11 0x82c +#define AM335X_PIN_GPMC_AD12 0x830 +#define AM335X_PIN_GPMC_AD13 0x834 +#define AM335X_PIN_GPMC_AD14 0x838 +#define AM335X_PIN_GPMC_AD15 0x83c +#define AM335X_PIN_GPMC_A0 0x840 +#define AM335X_PIN_GPMC_A1 0x844 +#define AM335X_PIN_GPMC_A2 0x848 +#define AM335X_PIN_GPMC_A3 0x84c +#define AM335X_PIN_GPMC_A4 0x850 +#define AM335X_PIN_GPMC_A5 0x854 +#define AM335X_PIN_GPMC_A6 0x858 +#define AM335X_PIN_GPMC_A7 0x85c +#define AM335X_PIN_GPMC_A8 0x860 +#define AM335X_PIN_GPMC_A9 0x864 +#define AM335X_PIN_GPMC_A10 0x868 +#define AM335X_PIN_GPMC_A11 0x86c +#define AM335X_PIN_GPMC_WAIT0 0x870 +#define AM335X_PIN_GPMC_WPN 0x874 +#define AM335X_PIN_GPMC_BEN1 0x878 +#define AM335X_PIN_GPMC_CSN0 0x87c +#define AM335X_PIN_GPMC_CSN1 0x880 +#define AM335X_PIN_GPMC_CSN2 0x884 +#define AM335X_PIN_GPMC_CSN3 0x888 +#define AM335X_PIN_GPMC_CLK 0x88c +#define AM335X_PIN_GPMC_ADVN_ALE 0x890 +#define AM335X_PIN_GPMC_OEN_REN 0x894 +#define AM335X_PIN_GPMC_WEN 0x898 +#define AM335X_PIN_GPMC_BEN0_CLE 0x89c +#define AM335X_PIN_LCD_DATA0 0x8a0 +#define AM335X_PIN_LCD_DATA1 0x8a4 +#define AM335X_PIN_LCD_DATA2 0x8a8 +#define AM335X_PIN_LCD_DATA3 0x8ac +#define AM335X_PIN_LCD_DATA4 0x8b0 +#define AM335X_PIN_LCD_DATA5 0x8b4 +#define AM335X_PIN_LCD_DATA6 0x8b8 +#define AM335X_PIN_LCD_DATA7 0x8bc +#define AM335X_PIN_LCD_DATA8 0x8c0 +#define AM335X_PIN_LCD_DATA9 0x8c4 +#define AM335X_PIN_LCD_DATA10 0x8c8 +#define AM335X_PIN_LCD_DATA11 0x8cc +#define AM335X_PIN_LCD_DATA12 0x8d0 +#define AM335X_PIN_LCD_DATA13 0x8d4 +#define AM335X_PIN_LCD_DATA14 0x8d8 +#define AM335X_PIN_LCD_DATA15 0x8dc +#define AM335X_PIN_LCD_VSYNC 0x8e0 +#define AM335X_PIN_LCD_HSYNC 0x8e4 +#define AM335X_PIN_LCD_PCLK 0x8e8 +#define AM335X_PIN_LCD_AC_BIAS_EN 0x8ec +#define AM335X_PIN_MMC0_DAT3 0x8f0 +#define AM335X_PIN_MMC0_DAT2 0x8f4 +#define AM335X_PIN_MMC0_DAT1 0x8f8 +#define AM335X_PIN_MMC0_DAT0 0x8fc +#define AM335X_PIN_MMC0_CLK 0x900 +#define AM335X_PIN_MMC0_CMD 0x904 +#define AM335X_PIN_MII1_COL 0x908 +#define AM335X_PIN_MII1_CRS 0x90c +#define AM335X_PIN_MII1_RX_ER 0x910 +#define AM335X_PIN_MII1_TX_EN 0x914 +#define AM335X_PIN_MII1_RX_DV 0x918 +#define AM335X_PIN_MII1_TXD3 0x91c +#define AM335X_PIN_MII1_TXD2 0x920 +#define AM335X_PIN_MII1_TXD1 0x924 +#define AM335X_PIN_MII1_TXD0 0x928 +#define AM335X_PIN_MII1_TX_CLK 0x92c +#define AM335X_PIN_MII1_RX_CLK 0x930 +#define AM335X_PIN_MII1_RXD3 0x934 +#define AM335X_PIN_MII1_RXD2 0x938 +#define AM335X_PIN_MII1_RXD1 0x93c +#define AM335X_PIN_MII1_RXD0 0x940 +#define AM335X_PIN_RMII1_REF_CLK 0x944 +#define AM335X_PIN_MDIO 0x948 +#define AM335X_PIN_MDC 0x94c +#define AM335X_PIN_SPI0_SCLK 0x950 +#define AM335X_PIN_SPI0_D0 0x954 +#define AM335X_PIN_SPI0_D1 0x958 +#define AM335X_PIN_SPI0_CS0 0x95c +#define AM335X_PIN_SPI0_CS1 0x960 +#define AM335X_PIN_ECAP0_IN_PWM0_OUT 0x964 +#define AM335X_PIN_UART0_CTSN 0x968 +#define AM335X_PIN_UART0_RTSN 0x96c +#define AM335X_PIN_UART0_RXD 0x970 +#define AM335X_PIN_UART0_TXD 0x974 +#define AM335X_PIN_UART1_CTSN 0x978 +#define AM335X_PIN_UART1_RTSN 0x97c +#define AM335X_PIN_UART1_RXD 0x980 +#define AM335X_PIN_UART1_TXD 0x984 +#define AM335X_PIN_I2C0_SDA 0x988 +#define AM335X_PIN_I2C0_SCL 0x98c +#define AM335X_PIN_MCASP0_ACLKX 0x990 +#define AM335X_PIN_MCASP0_FSX 0x994 +#define AM335X_PIN_MCASP0_AXR0 0x998 +#define AM335X_PIN_MCASP0_AHCLKR 0x99c +#define AM335X_PIN_MCASP0_ACLKR 0x9a0 +#define AM335X_PIN_MCASP0_FSR 0x9a4 +#define AM335X_PIN_MCASP0_AXR1 0x9a8 +#define AM335X_PIN_MCASP0_AHCLKX 0x9ac +#define AM335X_PIN_XDMA_EVENT_INTR0 0x9b0 +#define AM335X_PIN_XDMA_EVENT_INTR1 0x9b4 +#define AM335X_PIN_WARMRSTN 0x9b8 +#define AM335X_PIN_NNMI 0x9c0 +#define AM335X_PIN_TMS 0x9d0 +#define AM335X_PIN_TDI 0x9d4 +#define AM335X_PIN_TDO 0x9d8 +#define AM335X_PIN_TCK 0x9dc +#define AM335X_PIN_TRSTN 0x9e0 +#define AM335X_PIN_EMU0 0x9e4 +#define AM335X_PIN_EMU1 0x9e8 +#define AM335X_PIN_RTC_PWRONRSTN 0x9f8 +#define AM335X_PIN_PMIC_POWER_EN 0x9fc +#define AM335X_PIN_EXT_WAKEUP 0xa00 +#define AM335X_PIN_USB0_DRVVBUS 0xa1c +#define AM335X_PIN_USB1_DRVVBUS 0xa34 +#define AM335X_PIN_OFFSET_MAX 0x0a34U + +#endif From patchwork Mon Jun 8 10:33:39 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?Sm9obnNvbiBDSCBDaGVuICjpmbPmmK3li7Mp?= X-Patchwork-Id: 11593043 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id BBB92739 for ; Mon, 8 Jun 2020 10:33:42 +0000 (UTC) Received: from web01.groups.io (web01.groups.io [66.175.222.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 94A5F2076C for ; Mon, 8 Jun 2020 10:33:42 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=lists.cip-project.org header.i=@lists.cip-project.org header.b="IpFWoGAx" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 94A5F2076C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=moxa.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=bounce+64572+4751+4520428+8129116@lists.cip-project.org X-Received: by 127.0.0.2 with SMTP id CK8PYY4521763x9JlOPRYgZL; Mon, 08 Jun 2020 03:33:42 -0700 X-Received: from APC01-PU1-obe.outbound.protection.outlook.com (APC01-PU1-obe.outbound.protection.outlook.com [40.107.132.82]) by mx.groups.io with SMTP id smtpd.web11.27104.1591612421379108806 for ; Mon, 08 Jun 2020 03:33:41 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nMA/TtXopk5OlzjdtLMx0g4mi6QV9RubU9xQqhTJw6f/PnuZJr1fsPUkAQFmDZl78DNqc0eEWgZ7CrKXRFpb3bZLOBb+52lTb/Ec4Bw+6ybKxAGouggZgVERBa9az2XgrJVVOw1HbgtL5A4vFMbhLvpayQtNv4uLpcDnk/tL2YwVB/tptbAnJVq8MocBknMh2M5P0vSAvOh7JytNSXowFPmZlZYlagz1tRi9yxQabVC3YLMQF3dKbPqheGysxAa2MRda1xbBy6pJOLLRDwGTLjJVQZiCCWrbEMOol++xr0e8Z62kPXpcnxRs1ftpP5QCSIudkWO7NKGkR1nSSQwXhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=UUguAPiPNSxjc/zZJWZK8+QKtErMdZnQZxhGIixICmQ=; b=VNPN+JXbXJpK/YSjuKe9WHCSFVI10RHiq22DFXOWrSlc2GH8pQ4wDr9v4mAJdO1LRE14Af3zOa0/zWliFEjpOMC6Vmm62KtBsca5H8MvczLhiI1B6FraygboxKweR5J0yIFJe8r0qRPzrfOVEN0/LRO0kJdjD7j994unZuAUfAdBBR3OKxtCC4JWnICcMzNOmbWSeXrAnVyX9RWEPbB2/l8USsD4/Yjf7ncbQNsTxcJoSslK2+kthuTmfu45e2DRaXyKBsqE78x53XpT1NQiYe+r7JNAjeQQeSa40zcJHo1yLaHGQUvGTLRr2RiSiy8DqBOQKffeupjWbWTRI/Kq5A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=moxa.com; dmarc=pass action=none header.from=moxa.com; dkim=pass header.d=moxa.com; arc=none X-Received: from HK2PR01MB3281.apcprd01.prod.exchangelabs.com (2603:1096:202:22::12) by HK2PR01MB3378.apcprd01.prod.exchangelabs.com (2603:1096:202:22::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3066.18; Mon, 8 Jun 2020 10:33:39 +0000 X-Received: from HK2PR01MB3281.apcprd01.prod.exchangelabs.com ([fe80::712b:170d:f873:68a3]) by HK2PR01MB3281.apcprd01.prod.exchangelabs.com ([fe80::712b:170d:f873:68a3%6]) with mapi id 15.20.3066.023; Mon, 8 Jun 2020 10:33:39 +0000 From: "johnsonch.chen@moxa.com" To: "nobuhiro1.iwamatsu@toshiba.co.jp" , "pavel@denx.de" , "cip-dev@lists.cip-project.org" Subject: [cip-dev] [PATCH 4.4.y-cip 2/3] ARM: dts: am33xx: Added AM33XX_PADCONF macro Thread-Topic: [PATCH 4.4.y-cip 2/3] ARM: dts: am33xx: Added AM33XX_PADCONF macro Thread-Index: AQHWPX1AbNhuIBb9TE+IN2PHlH9zxQ== Date: Mon, 8 Jun 2020 10:33:39 +0000 Message-ID: Accept-Language: zh-TW, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [123.51.145.16] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 25065d99-8f96-4de2-0c62-08d80b97686c x-ms-traffictypediagnostic: HK2PR01MB3378: x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:336; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: 0Vx1UCLyvn2rsr3S4zbH08QV9ySFdX4TfpVR7Gv0GAbaO4e6LBXDDAStlkfT2ZZwRwVabvHL2b2K6qL3rw6xkSia19Mf/RmnZjLG1V+FNTlNxXxHH2rzOaaAejRzW79aSzZEZ0jKYDMk3Qe1pe+dxCKvtCnyzIn29WT39TM3Y/UDQSde6eO/S6344PH4GqW0Epwo6KvNp1DUAD4epVo0idRdk4MA77xeuPiaFLZZSinllxJlGoSvg+QB3DpIpE221VQ0h9EFkiIcJZsCBQwY0EMt1t+wbl5x3av11XJSjWez7kuhyLIaWbz9UnhZ4cn9LxJPgFze44FP0eP9VNc5Lw== x-ms-exchange-antispam-messagedata: 8A85wl+8o7MHygBDtpjemJqFjdtn59u4CUqd/EIxuMuKwd3VsFUJlYalTdMocCOPDusQIox0X1WlxHNXwZrsuVi7tUN4hrrGLvLhu2KMw5xSqAePmUBMi+si5AEiAsw6hz505kKeo0hn/r2MJBUdyrNcmMEFGfrhrthJ9+3HnTiGs90We3vx0lbl478QzHRCzHAdBh6q6mrmusAVVRwa71E3bpNPNcKKnAEzthv28kgjsWDngJHOZTktkvDvSz0nZ/F9fVGYN3Rt9DMOvdXSR5NTIWdWt1LICITg2j/BNWoIT6C9tzrYyhdF8Xr+rQ8VqFliFbL3dHJGDss/7gCeGngkQ3S8PN98LoBSO6UA/gHXZM6J7JlfMIntrjYnXvL/Xl5Oj7GJLMQ+MCyHhIZ62iG3//ead13f6rmzRc33IycfPechO1OHUtJqSpJyPHRyvfZGnbiiAamEEOgBgRIc6eQq4c9q8LoBMvCQZDi2dUA= x-ms-exchange-transport-forked: True MIME-Version: 1.0 X-OriginatorOrg: moxa.com X-MS-Exchange-CrossTenant-Network-Message-Id: 25065d99-8f96-4de2-0c62-08d80b97686c X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Jun 2020 10:33:39.1644 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 5571c7d4-286b-47f6-9dd5-0aa688773c8e X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: h+lWyz+5qe1miPH9Qvu8TfcmGZpStrxMr7U5FoF1ZsYuSVkae9GZtdW5pOhFvGHSF0lTYbxsQcIU6hhwEzv6CQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HK2PR01MB3378 Precedence: Bulk List-Unsubscribe: Sender: cip-dev@lists.cip-project.org List-Id: Mailing-List: list cip-dev@lists.cip-project.org; contact cip-dev+owner@lists.cip-project.org Delivered-To: mailing list cip-dev@lists.cip-project.org Reply-To: cip-dev@lists.cip-project.org X-Gm-Message-State: 6HD9Lp8ak1wEIzJo5IpGhZVIx4520428AA= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=lists.cip-project.org; q=dns/txt; s=20140610; t=1591612422; bh=e139OwlFnaXFTBwhfISupevTzQco7ISsrlHXtf0v250=; h=Content-Type:Date:From:Reply-To:Subject:To; b=IpFWoGAxe0SoQJWeU3HNhGv4x7xnRJymFLDxHS68fHBXyyfxUoNW6y92EJiPdN1bqW2 0E4Xxm3SHInPQewS5+bIXA64gamBqSUbEyPasEnjQi7PB5LynDeI1JCpZjvlkY1onXpco oQp/YF+xhoXPU+Gn/6Lymb0lC/AR6FJY/LE= From: Christina Quast commit f1ff9be7652b716c7eea67c9ca795027d911f148 upstream. AM33XX_PADCONF takes three instead of two parameters, to make future changes to #pinctrl-cells easier. For old boards which are not mainlined, we left the AM33XX_IOPAD macro. Signed-off-by: Christina Quast Reviewed-by: Rob Herring Signed-off-by: Tony Lindgren [Johnson: Add SPDX License] Signed-off-by: Johnson Chen --- include/dt-bindings/pinctrl/omap.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/include/dt-bindings/pinctrl/omap.h b/include/dt-bindings/pinctrl/omap.h index 0d4fe32b3ae2..f0d0e757fd9c 100644 --- a/include/dt-bindings/pinctrl/omap.h +++ b/include/dt-bindings/pinctrl/omap.h @@ -1,3 +1,4 @@ +/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants for OMAP pinctrl bindings. * @@ -63,6 +64,7 @@ #define OMAP3_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2a00) (val) #define DM816X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) #define AM33XX_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) +#define AM33XX_PADCONF(pa, dir, mux) OMAP_IOPAD_OFFSET((pa), 0x0800) ((dir) | (mux)) #define AM4372_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val) #define DRA7XX_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x3400) (val) From patchwork Mon Jun 8 10:33:40 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?Sm9obnNvbiBDSCBDaGVuICjpmbPmmK3li7Mp?= X-Patchwork-Id: 11593045 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id B36C9739 for ; Mon, 8 Jun 2020 10:33:43 +0000 (UTC) Received: from web01.groups.io (web01.groups.io [66.175.222.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8D0612076C for ; Mon, 8 Jun 2020 10:33:43 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=lists.cip-project.org header.i=@lists.cip-project.org header.b="WMMAgqqt" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8D0612076C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=moxa.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=bounce+64572+4752+4520428+8129116@lists.cip-project.org X-Received: by 127.0.0.2 with SMTP id cMxqYY4521763xMYIs1mev4K; Mon, 08 Jun 2020 03:33:43 -0700 X-Received: from APC01-PU1-obe.outbound.protection.outlook.com (APC01-PU1-obe.outbound.protection.outlook.com []) by mx.groups.io with SMTP id smtpd.web11.27104.1591612421379108806 for ; Mon, 08 Jun 2020 03:33:42 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Kcvo2pMV2kN2I5XKWd2wTjynoDcapo7YcVKMlFheZJcBZPowj0z8r92JowRgnYY2Qr8H6z+/q4nAQwjSdd++nI6KJR0+25ho6VB+juLsWJjQqnegyy54K/NteZhcS/FQlcWG1OcsOSdfE4n+TQ6cj9GVGzGrOglT2JttPv3cDtuk01rwPPd9c6IiIm/ALBfGQxtqPML+cnVqrYIEZ3Oy5sam5qcg2ljIlk2QHg/ZgWpFn84MHv83AdZtYbQqv9L0SZxXnTRAlYR8NV6BnOCcTzbkUpYOXt5hNVvp1f3tN85rCDRKCGSzQDRdoQ9o7MdVVgtQ9CpdEIPPbp/3aJ2Yng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JYb4/2YIcvb6t/V/167FkAseqzpkeUjtdaSMoO5kNUI=; b=Ode7XpKbdMQz29tzD+l+ZFW2vAJrLYhhRoRo68lAaTMqR3sWr5Lbweei6QOlMiBKr1LAjeD3m8a36QYnYX1wmSs/gUbEOI1Sj8aBODpxRAZFO2byDyv+jDvX20GAbosurVBcxVB05I0+MnYxcVbcQq8YmgK34L6bNmnwU97tWS+X/h89NijhorfcETexd2PuzYYZHE15CCHV7rUpBRf/YLwGLcU3WqX4XnTTJM5Zxu5b2abv6dmtQhMfi2TKJ0Ax81Pa3Bu03Gu4x8JzaW0XGoFSXRbHFDeW4t16mK4OWPDdm0HhQIwNB54+MvVAkwXdvCQnQyTfgPwZcEz5jIBe8A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=moxa.com; dmarc=pass action=none header.from=moxa.com; dkim=pass header.d=moxa.com; arc=none X-Received: from HK2PR01MB3281.apcprd01.prod.exchangelabs.com (2603:1096:202:22::12) by HK2PR01MB3378.apcprd01.prod.exchangelabs.com (2603:1096:202:22::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3066.18; Mon, 8 Jun 2020 10:33:40 +0000 X-Received: from HK2PR01MB3281.apcprd01.prod.exchangelabs.com ([fe80::712b:170d:f873:68a3]) by HK2PR01MB3281.apcprd01.prod.exchangelabs.com ([fe80::712b:170d:f873:68a3%6]) with mapi id 15.20.3066.023; Mon, 8 Jun 2020 10:33:40 +0000 From: "johnsonch.chen@moxa.com" To: "nobuhiro1.iwamatsu@toshiba.co.jp" , "pavel@denx.de" , "cip-dev@lists.cip-project.org" Subject: [cip-dev] [PATCH 4.4.y-cip 3/3] ARM: dts: am335x: moxa-uc-8100-me-t: Replaced register offsets with defines Thread-Topic: [PATCH 4.4.y-cip 3/3] ARM: dts: am335x: moxa-uc-8100-me-t: Replaced register offsets with defines Thread-Index: AQHWPX1ktKcBCv4+hk6Otv22AH9Wbw== Date: Mon, 8 Jun 2020 10:33:40 +0000 Message-ID: Accept-Language: zh-TW, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [123.51.145.16] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: aceef8f7-8ba9-458f-1348-08d80b97695e x-ms-traffictypediagnostic: HK2PR01MB3378: x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:64; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: 5lvCUYR+jm7UgZQ07Nkw02l+m/5dIwfAdUlnr/eoMobqmVuSryocW+LmOzVBPBJe5dnvGE3dDjiN1Sr2/dmzSb4BNC5j73RWQAgVCSZI1Hm7kqkcN2kjtk71QICYuPzNDDFNRV6FShYxyVrb5rhCUpycv1BxUQzOXK/CpUp7P8drTqfbvQdvcLKe4QuCmEw72zE2KT/yy3WuX/UPpOHFRGl6BVUyWWIQzVJ7SZeGdTjAG712ep9K3R/+s6fgSo6QbdQ0fgT+nN/VykkxdZF/5mYZrKgTYftk2Yf/S9gFPHTORxXu7t4wrrlFI4BfpXqW x-ms-exchange-antispam-messagedata: eiqLX8cg57YitloCEavNKZUnQLG64AcPg+WFVJq5S3mqeiWTTu5t6fcQx/uIynaRf8bmAyyFyqzyAqumQ5/WwesB9MxiNMQzXB6bK+gydkyQM1XMsk7Ev5qIZ1Q5qmAzrR6HEQIqxyHfv0ZnXZQbI65z6Hj3gtauADXzQZ2qXHNLk9KSVD8yevhkkiuSpGe3QRnKEf9qtXawRKGHMzGgNsXjxbF8xD7HLinlY0m5t1wFZo0V67d68JiDIuHKY7ts8Xr5RWyndv+aCWHmzf3OdwP24yqgU/+/9BfAURusCtkloUv+9BWJYJzQFYHWHD4xwnD7AtUUQMHe/xU5f+BhIoICg/t5rkyAx0hGZ7VfoBh4vKpbQM9rD3jT3hjmNGvKclwHDIKHKKQypl+lX5kl0tDuUg7wYd6AvKmUrTg2rz0bK4NK9O9EhCMtDTZphOo1EhvTgrTMD8YDgDQkYV38v265WtMZY+S+xJrThsOhKAk= x-ms-exchange-transport-forked: True MIME-Version: 1.0 X-OriginatorOrg: moxa.com X-MS-Exchange-CrossTenant-Network-Message-Id: aceef8f7-8ba9-458f-1348-08d80b97695e X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Jun 2020 10:33:40.7346 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 5571c7d4-286b-47f6-9dd5-0aa688773c8e X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: /R38UcIVcwT8eRCOueeAdZjfaxFz5d/1t9Tau8slCuHjgoXxh4cTX+QcSjV13NnRRxorapJiulvIVm0zsM1wTg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HK2PR01MB3378 Precedence: Bulk List-Unsubscribe: Sender: cip-dev@lists.cip-project.org List-Id: Mailing-List: list cip-dev@lists.cip-project.org; contact cip-dev+owner@lists.cip-project.org Delivered-To: mailing list cip-dev@lists.cip-project.org Reply-To: cip-dev@lists.cip-project.org X-Gm-Message-State: NFOXcKR1JZ2i7X7u8782mkOZx4520428AA= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=lists.cip-project.org; q=dns/txt; s=20140610; t=1591612423; bh=XVN2xCyh4fIBE9Yy8Q2MsPF4btKhKCNhrQT56Tk4sdw=; h=Content-Type:Date:From:Reply-To:Subject:To; b=WMMAgqqt+d+u11nJNT1Yoz1E5CUam0q19/wU+ncuy7HqEu8ixBGMfYeOw47aznZSuwE HG7mIV/ZdV5pdCGJDIEj4UoorwfDF3muLfHmx+RPttROC8ACgqgSMBp9gKiA7Y0VyCpV5 YUb4NYk11nY0nhMkYHPDIoxaQan3ZWH4S+A= From: Christina Quast commit c68a4ffd3d75d5e54e8b355218d622d0f4d70f9d upstream. The defines are taken from dt-bindings/pinctrl/am33xx.h Signed-off-by: Christina Quast Signed-off-by: Tony Lindgren Signed-off-by: Johnson Chen --- .../arm/boot/dts/am335x-moxa-uc-8100-me-t.dts | 116 +++++++++--------- 1 file changed, 58 insertions(+), 58 deletions(-) diff --git a/arch/arm/boot/dts/am335x-moxa-uc-8100-me-t.dts b/arch/arm/boot/dts/am335x-moxa-uc-8100-me-t.dts index f82233cd18e0..ef50363b1652 100644 --- a/arch/arm/boot/dts/am335x-moxa-uc-8100-me-t.dts +++ b/arch/arm/boot/dts/am335x-moxa-uc-8100-me-t.dts @@ -104,79 +104,79 @@ minipcie_pins: pinmux_minipcie { pinctrl-single,pins = < - AM33XX_IOPAD(0x8e8, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_pclk.gpio2_24 */ - AM33XX_IOPAD(0x8ec, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_ac_bias_en.gpio2_25 */ - AM33XX_IOPAD(0x8e0, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_vsync.gpio2_22 Power off PIN*/ + AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_pclk.gpio2_24 */ + AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_ac_bias_en.gpio2_25 */ + AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_vsync.gpio2_22 Power off PIN*/ >; }; push_button_pins: pinmux_push_button { pinctrl-single,pins = < - AM33XX_IOPAD(0x9ac, PIN_INPUT_PULLDOWN | MUX_MODE7) /* mcasp0_ahcklx.gpio3_21 */ + AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKX, PIN_INPUT_PULLDOWN, MUX_MODE7) /* mcasp0_ahcklx.gpio3_21 */ >; }; i2c0_pins: pinmux_i2c0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */ - AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */ + AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0) >; }; i2c1_pins: pinmux_i2c1_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x968, PIN_INPUT_PULLUP | MUX_MODE3) /* uart0_ctsn.i2c1_sda */ - AM33XX_IOPAD(0x96c, PIN_INPUT_PULLUP | MUX_MODE3) /* uart0_rtsn.i2c1_scl */ + AM33XX_PADCONF(AM335X_PIN_UART0_CTSN, PIN_INPUT_PULLUP, MUX_MODE3) /* uart0_ctsn.i2c1_sda */ + AM33XX_PADCONF(AM335X_PIN_UART0_RTSN, PIN_INPUT_PULLUP, MUX_MODE3) /* uart0_rtsn.i2c1_scl */ >; }; uart0_pins: pinmux_uart0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ - AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */ + AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0) >; }; uart1_pins: pinmux_uart1_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x978, PIN_INPUT | MUX_MODE0) /* uart1_ctsn.uart1_ctsn */ - AM33XX_IOPAD(0x97C, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart1_rtsn.uart1_rtsn */ - AM33XX_IOPAD(0x980, PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_rxd.uart1_rxd */ - AM33XX_IOPAD(0x984, PIN_OUTPUT | MUX_MODE0) /* uart1_txd.uart1_txd */ + AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_INPUT, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_OUTPUT_PULLDOWN, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_UART1_RXD, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_UART1_TXD, PIN_OUTPUT, MUX_MODE0) >; }; uart2_pins: pinmux_uart2_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x8d8, PIN_INPUT | MUX_MODE6) /* lcd_data14.uart5_ctsn */ - AM33XX_IOPAD(0x8dc, PIN_OUTPUT_PULLDOWN | MUX_MODE6) /* lcd_data15.uart5_rtsn */ - AM33XX_IOPAD(0x8c4, PIN_INPUT_PULLUP | MUX_MODE4) /* lcd_data9.uart5_rxd */ - AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE4) /* lcd_data8.uart5_txd */ + AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_INPUT, MUX_MODE6) /* lcd_data14.uart5_ctsn */ + AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT_PULLDOWN, MUX_MODE6) /* lcd_data15.uart5_rtsn */ + AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_INPUT_PULLUP, MUX_MODE4) /* lcd_data9.uart5_rxd */ + AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE4) /* lcd_data8.uart5_txd */ >; }; cpsw_default: cpsw_default { pinctrl-single,pins = < /* Slave 1 */ - AM33XX_IOPAD(0x90c, PIN_INPUT_PULLDOWN | MUX_MODE1) /* mii1_crs.rmii1_crs_dv */ - AM33XX_IOPAD(0x910, PIN_INPUT_PULLUP | MUX_MODE1) /* mii1_rxerr.rmii1_rxerr */ - AM33XX_IOPAD(0x914, PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* mii1_txen.rmii1_txen */ - AM33XX_IOPAD(0x924, PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* mii1_txd1.rmii1_txd1 */ - AM33XX_IOPAD(0x928, PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* mii1_txd0.rmii1_txd0 */ - AM33XX_IOPAD(0x93c, PIN_INPUT_PULLUP | MUX_MODE1) /* mii1_rxd1.rmii1_rxd1 */ - AM33XX_IOPAD(0x940, PIN_INPUT_PULLUP | MUX_MODE1) /* mii1_rxd0.rmii1_rxd0 */ - AM33XX_IOPAD(0x944, PIN_INPUT_PULLDOWN | MUX_MODE0) /* mii1_refclk.rmii1_refclk */ + AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLUP, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_OUTPUT_PULLDOWN, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLDOWN, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLUP, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLUP, MUX_MODE1) + AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE0) /* Slave 2 */ - AM33XX_IOPAD(0x870, PIN_INPUT_PULLDOWN | MUX_MODE3) /* rmii2_crs_dv */ - AM33XX_IOPAD(0x874, PIN_INPUT_PULLDOWN | MUX_MODE3) /* rmii2_rxer */ - AM33XX_IOPAD(0x840, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* rmii2_txen */ - AM33XX_IOPAD(0x850, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* rmii2_td1 */ - AM33XX_IOPAD(0x854, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* rmii2_td0 */ - AM33XX_IOPAD(0x868, PIN_INPUT_PULLDOWN | MUX_MODE3) /* rmii2_rd1 */ - AM33XX_IOPAD(0x86c, PIN_INPUT_PULLDOWN | MUX_MODE3) /* rmii2_rd0 */ - AM33XX_IOPAD(0x908, PIN_INPUT_PULLDOWN | MUX_MODE1) /* rmii2_refclk */ + AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLDOWN, MUX_MODE3) /* rmii2_crs_dv */ + AM33XX_PADCONF(AM335X_PIN_GPMC_WPN, PIN_INPUT_PULLDOWN, MUX_MODE3) /* rmii2_rxer */ + AM33XX_PADCONF(AM335X_PIN_GPMC_A0, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* rmii2_txen */ + AM33XX_PADCONF(AM335X_PIN_GPMC_A4, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* rmii2_td1 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* rmii2_td0 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_A10, PIN_INPUT_PULLDOWN, MUX_MODE3) /* rmii2_rd1 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_INPUT_PULLDOWN, MUX_MODE3) /* rmii2_rd0 */ + AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLDOWN, MUX_MODE1) /* rmii2_refclk */ >; }; @@ -184,46 +184,46 @@ davinci_mdio_default: davinci_mdio_default { pinctrl-single,pins = < /* MDIO */ - AM33XX_IOPAD(0x948, PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */ - AM33XX_IOPAD(0x94c, PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */ + AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0) >; }; mmc0_pins_default: pinmux_mmc0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x8f0, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat3 */ - AM33XX_IOPAD(0x8f4, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat2 */ - AM33XX_IOPAD(0x8f8, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat1 */ - AM33XX_IOPAD(0x8fc, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_dat0 */ - AM33XX_IOPAD(0x900, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_clk */ - AM33XX_IOPAD(0x904, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc0_cmd */ - AM33XX_IOPAD(0x990, PIN_INPUT_PULLUP | MUX_MODE7) /* mcasp0_aclkx.gpio3_14 */ - AM33XX_IOPAD(0x9a0, PIN_INPUT_PULLUP | MUX_MODE7) /* mcasp0_aclkx.gpio3_18 */ + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT3, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT2, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT1, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MMC0_CLK, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MMC0_CMD, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKX, PIN_INPUT_PULLUP, MUX_MODE7) /* mcasp0_aclkx.gpio3_14 */ + AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKR, PIN_INPUT_PULLUP, MUX_MODE7) /* mcasp0_aclkx.gpio3_18 */ >; }; mmc2_pins_default: pinmux_mmc2_pins { pinctrl-single,pins = < /* eMMC */ - AM33XX_IOPAD(0x830, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad12.mmc2_dat0 */ - AM33XX_IOPAD(0x834, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad13.mmc2_dat1 */ - AM33XX_IOPAD(0x838, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad14.mmc2_dat2 */ - AM33XX_IOPAD(0x83c, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad15.mmc2_dat3 */ - AM33XX_IOPAD(0x820, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad8.mmc2_dat4 */ - AM33XX_IOPAD(0x824, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad9.mmc2_dat5 */ - AM33XX_IOPAD(0x828, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad10.mmc2_dat6 */ - AM33XX_IOPAD(0x82c, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_ad11.mmc2_dat7 */ - AM33XX_IOPAD(0x888, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_csn3.mmc2_cmd */ - AM33XX_IOPAD(0x88c, PIN_INPUT_PULLUP | MUX_MODE3) /* gpmc_clk.mmc2_clk */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad12.mmc2_dat0 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad13.mmc2_dat1 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD14, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad14.mmc2_dat2 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad15.mmc2_dat3 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad8.mmc2_dat4 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad9.mmc2_dat5 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad10.mmc2_dat6 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ad11.mmc2_dat7 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_CSN3, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_csn3.mmc2_cmd */ + AM33XX_PADCONF(AM335X_PIN_GPMC_CLK, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_clk.mmc2_clk */ >; }; spi0_pins: pinmux_spi0 { pinctrl-single,pins = < - AM33XX_IOPAD(0x950, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_sclk.spi0_sclk */ - AM33XX_IOPAD(0x95C, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_cs0.spi0_cs0 */ - AM33XX_IOPAD(0x954, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d0.spi0_d0 */ - AM33XX_IOPAD(0x958, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d1.spi0_d1 */ + AM33XX_PADCONF(AM335X_PIN_SPI0_SCLK, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_SPI0_CS0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_SPI0_D0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_SPI0_D1, PIN_INPUT_PULLUP, MUX_MODE0) >; };