From patchwork Wed Oct 28 23:27:57 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Atish Patra X-Patchwork-Id: 11864085 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id B3F2314C0 for ; Wed, 28 Oct 2020 23:28:37 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 4C40D207BC for ; Wed, 28 Oct 2020 23:28:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="mpbkHbzG"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=wdc.com header.i=@wdc.com header.b="cAZGQT9i" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 4C40D207BC Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=wdc.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=EB9ZEjRSr6dHC0fHoBA4Rt3JbGnEtd8xR/+pPIgK/nc=; b=mpbkHbzGmxVYGfAziNX8yxnYo dG478XNISNuUdhWICwdfMCD526/Wnr5x/MnANs4wnVjPC+pyF+lhvEshsItcolCiAOmp3snceCVJG EkoCjRfbWbrPDO0zaDDNwuxhuCkgkGakCi+Z/pnhjfKx4V4aqqUsjCFdzpiwjGtRjYfA14MGYhBTF x3JbwX50duZsnt4sAuqOZEPDajosrzxNR+sdCsiFfrmWQK/jdnGe7cBxcduo0xIOeUBFK8P8rV6xv 8xYyo4TBTAdQvccMWDAXA0Bzj5jTdSx36h1M8FfPH8M0DU0Fvdmy8pJJIYaAA8jM7I9HnPMOUntIo xfdB9m1uw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kXurU-0002rN-11; Wed, 28 Oct 2020 23:28:12 +0000 Received: from esa6.hgst.iphmx.com ([216.71.154.45]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kXurQ-0002q9-Sz for linux-riscv@lists.infradead.org; Wed, 28 Oct 2020 23:28:09 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1603927689; x=1635463689; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=6n2d3Nw4+/BvSQCZVekBcYAwmYCImlxAQwh3nDgopHc=; b=cAZGQT9iEkovIWeipEL3qCU/eBeiN91Lmj1B2/G2e52p2LFvR/mf3DS5 2xpOVuu+fAlxNeqnJBvOVU+iqwNw/sHHwq7mXpPTBVJ4qC4gliA+VidIc x3tePNq+LAXvhVSQcwWLnlCnChjL1O9GqOXmoDFlPMg1AbwOEExESqRDt f/OYtu41OKuQLmaFSFxwmqYrVAYzcsNMiMFJx4CBn+XnRPyBh/yX1EZ4F x2h4agn6OABSLPj9PgXaI3CekV275iVG4IzO4CQU9hG+JukBGG13alT9b BTUXnLjIMbI83+C/1KrHP5p8YIsfhIYUqq+dQRId2cSMd9FDCengFAyt5 w==; IronPort-SDR: szAfHuMsFJ3P5wGeX81Q8hjhOF9Asa3KORp0FwApWXRipiyrozHREN40Ub7SD1BAnTHbi/j0C6 mY2cAWDQiRydlfgHReQrJyKYIdcdKHR7spFP5/vdt7UIZuh7mCGx6ya7ut2o5SMbaUki27jmBI MrMq+5D6nfAp8vL7nO9iD+2RRK5z5EUTsRUf5MmNMYi+GOLdKV/Wdp6BxdDshMKQeMaTxxUf+H qx55UST9XeQJyLt+1ocNIsLfSk7k8Q9Mdgi39aPxPmE3vUe97qJLTXytuotOg0RhWa4QipUIz6 2Nk= X-IronPort-AV: E=Sophos;i="5.77,428,1596470400"; d="scan'208";a="152388618" Received: from uls-op-cesaip02.wdc.com (HELO uls-op-cesaep02.wdc.com) ([199.255.45.15]) by ob1.hgst.iphmx.com with ESMTP; 29 Oct 2020 07:28:07 +0800 IronPort-SDR: MeIjZgaDkw1twKjb8aOioUnLLOPjYYI8f+G/bejEat3QSu5XSrncUigllPmmCdchy54j5SZ1o2 3A1gG7Her3g+3JS3AnHhGAioRVtjcLPuusbrD4MI0Ar3V8xqMv8317AjlNvbAGP6N9vjMm1XFR SCTp02zlWIGfjmUk5lj+Rfbd9YOnG6PRevcQgPAtNdaQm3Xo8za1FxxB7frqyl/mZjcdf65lpx 0UHd3yePtZMcswJIfCHSXYhRnmxWTaVspHWLIJWnfXOfRChX+zW1fN1eoxwfeYMRw2j6iBARcy VvpEOvrYUSMyRaX84TSiyeot Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep02.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Oct 2020 16:13:15 -0700 IronPort-SDR: dEjHin5uDaUncBBDKai1yiEDYvkh/5xbx9tbjqOIIhUNxWR9COUDwsaTbfD8OhLCHXAKBaH8sO JRl/JzxvEXUrLoKVtX0dihBQAcbnboJDogsemdy1o8lwaB7zYsw2Km4OpwbeHRFcpx7AeO83lt g3UI16nVWp3Ux4rzKEYXSD5NKtfbJD1AUT3Qh0a3pAs4kQggbMpqlb/nv42qU2VUGP+rmgyGjA 6eQj7oGORrPbysgCtZOcbPDzR0utnwrJpjKg6+DDH+Wlu1pzyltYsnMrkCMFCRqtKbZydeseKA PNg= WDCIronportException: Internal Received: from myd002180.ad.shared (HELO jedi-01.hgst.com) ([10.86.60.107]) by uls-op-cesaip01.wdc.com with ESMTP; 28 Oct 2020 16:28:07 -0700 From: Atish Patra To: linux-kernel@vger.kernel.org Subject: [RFC PATCH 1/3] RISC-V: Add Microchip PolarFire SoC kconfig option Date: Wed, 28 Oct 2020 16:27:57 -0700 Message-Id: <20201028232759.1928479-2-atish.patra@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201028232759.1928479-1-atish.patra@wdc.com> References: <20201028232759.1928479-1-atish.patra@wdc.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201028_192809_055399_C836383F X-CRM114-Status: GOOD ( 11.26 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [216.71.154.45 listed in list.dnswl.org] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.0 SPF_PASS SPF: sender matches SPF record -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Albert Ou , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Atish Patra , Rob Herring , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv@lists.infradead.org, padmarao.begari@microchip.com Sender: "linux-riscv" Errors-To: linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org Add Microchip PolarFire kconfig option which selects SoC specific and common drivers that is required for this SoC. Signed-off-by: Atish Patra Reviewed-by: Anup Patel Reviewed-by: Bin Meng Reviewed-by: Palmer Dabbelt --- arch/riscv/Kconfig.socs | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs index 8a55f6156661..74d07250ecc5 100644 --- a/arch/riscv/Kconfig.socs +++ b/arch/riscv/Kconfig.socs @@ -22,6 +22,13 @@ config SOC_VIRT help This enables support for QEMU Virt Machine. +config SOC_MICROCHIP_POLARFIRE + bool "Microchip PolarFire SoCs" + select MCHP_CLK_PFSOC + select SIFIVE_PLIC + help + This enables support for Microchip PolarFire SoC platforms. + config SOC_KENDRYTE bool "Kendryte K210 SoC" depends on !MMU From patchwork Wed Oct 28 23:27:58 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Atish Patra X-Patchwork-Id: 11864081 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 7287314C0 for ; Wed, 28 Oct 2020 23:28:16 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 163BD207BC for ; Wed, 28 Oct 2020 23:28:15 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="zyUcKRLP"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=wdc.com header.i=@wdc.com header.b="BxPv8DSc" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 163BD207BC Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=wdc.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=r9ydAY3yi5jNyPDYwVBbaXmUC0RphYHdQUDSWvhz71c=; b=zyUcKRLPjq8y7093RsQV/VgSs fM+7U1ols0jFL+VuXhQJhYKwhREHGh+npQ38u6kwPOqH0Btz4VuYmrGMeR4JhgW8ehbTEKuioLgiT NVK3H6bZW0AUD7O2hv1QtLUqNY9ewTlGQbwsDAhPh4D4a0De/Ef8PGasG4XE45I4Iv5SbpxLCOKca dr2l88uIHdIOa3Zrlu6RnTqVlMsWn6xDnimwSu/cQG071TTydfBw6ITRb6Hv9BETvxS+ivlP/tmkr 3hlBS51S1jSN07JfbD0ywzVnnbmDjKuPHwm6k3RX3+VJ3nXA5QZMQ/iPrXHhkSRgdjy2n0bQrnAuY X0KSamIrg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kXurV-0002rs-Vp; Wed, 28 Oct 2020 23:28:14 +0000 Received: from esa6.hgst.iphmx.com ([216.71.154.45]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kXurS-0002q9-2f for linux-riscv@lists.infradead.org; Wed, 28 Oct 2020 23:28:11 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1603927690; x=1635463690; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=T95q1agPzK7zFnEUCbXsVyLrVC6P4VV5jmkHNG9b3Jw=; b=BxPv8DScuv/zTSGZD8ez1tt577rS2B4sr0ThB0NOVQxI4u38nQxiA2C+ dNd+y1sbCJ7EbK+CKX0mSIK2jd56IsZen0vuJzt5Uq8ZgNqMvqWtqIwHg pifBQJ8ijL+qR9qOHOHcXM34hbHcybaTup4Vv/a0a01xKRVaQIRaWkGo9 SS5OJw1OQlU6mWUOeKm5geYHmx8WmPMVYewEiOKQYvZj8hWNe0FGv/uO2 boBhN627v9SpwKOglQXn+cGcCohxuq9+748UofRDTDOM+yeseTHEGBZ7h EqRTp5DZY7lagOiT7XhYFxayDhYk4EjEtfF19Xc3POhBfEYyN8u7GLckM w==; IronPort-SDR: o/sjs7Si5IOr18M3VH6Cb5/nSjN4j1qfelHD109f3L6gs8mB0KawdcEoJopXnZ4xuOkVYhvkQG PxDyvgsfeD7+e2irfd2kHKX15HNuqZdjwKm46T6mKKY540PxdcPcIZ5H2LdiS+E205eycRUl/3 BooMLhjWkAjrEvGTQXrpcd0ccHiUzU+0Yq9vmEjC97tN7voeimLgGTbK6EMdNM4FJ3izFXaGx4 wbbA1Rgpd1f9KoDohJHpfCCcyIpwT06MMq5ZAJ5SqQNnhkHjp4rjq81wBHRymJd7buYT8oiQv0 XJU= X-IronPort-AV: E=Sophos;i="5.77,428,1596470400"; d="scan'208";a="152388620" Received: from uls-op-cesaip02.wdc.com (HELO uls-op-cesaep02.wdc.com) ([199.255.45.15]) by ob1.hgst.iphmx.com with ESMTP; 29 Oct 2020 07:28:07 +0800 IronPort-SDR: 7FIkiSQ8V4ubUb2+yGJFg37ZWE+3K59pFixq/OwWFBIm7I2o+H4p4ofvWuNKZT8IFDM846ijkK ED+FcvIKSP2rzKiy399oeYK4Br36KyMhs1CQLNgB1BrmAc0TPVknoJSLsSEML/iJaYzRfANgxZ UiK7HtH0AztIDEKbjGhN2iSaoAMq/+UFEIJ0NJ+2TRZMM6AmiKl2XKl52rdEiifVrffcYGXMll TfnqOhVr7ASl+gmmqdAQpKpBuPfZucowZzeVgs8ktyznF8OsHXvNHjRdOfmYDdYM5ZQocOhA3G X3rlwCV2EiaB1G1MhKbBhDTo Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep02.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Oct 2020 16:13:15 -0700 IronPort-SDR: sdRoHQdPlyCEHZmgp8+a3JWtc/prLV6e8i85ZXglbSwulbo4SA+7TdtLwTiZ/xFLGk9GHzYAat 7ymi/80XcAZUkEwRsW3YcaCbzb7udiSB6YtB2QajVBilIxPeVcEJLJ6zeFHQ9pMlqb7i7StsZK m8byTaakphoH56tRhCTUF/+mgJ4XRz74nO8Q9rkf/jeCJpo/tsERC3RKNu2h062jABLSkQWFIP Kzy9M3CUAQnrZzEAxakgwl+uiheDdLvVUJWC7F4AeSTDd/DCdRqvyT7ZrWHzVp5gjcz7kebcQw Cbg= WDCIronportException: Internal Received: from myd002180.ad.shared (HELO jedi-01.hgst.com) ([10.86.60.107]) by uls-op-cesaip01.wdc.com with ESMTP; 28 Oct 2020 16:28:07 -0700 From: Atish Patra To: linux-kernel@vger.kernel.org Subject: [RFC PATCH 2/3] RISC-V: Initial DTS for Microchip ICICLE board Date: Wed, 28 Oct 2020 16:27:58 -0700 Message-Id: <20201028232759.1928479-3-atish.patra@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201028232759.1928479-1-atish.patra@wdc.com> References: <20201028232759.1928479-1-atish.patra@wdc.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201028_192810_258287_5DFCC7F4 X-CRM114-Status: GOOD ( 16.14 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [216.71.154.45 listed in list.dnswl.org] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.0 SPF_PASS SPF: sender matches SPF record -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Albert Ou , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Atish Patra , Rob Herring , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv@lists.infradead.org, padmarao.begari@microchip.com Sender: "linux-riscv" Errors-To: linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org Add initial DTS for Microchip ICICLE board having only essential devcies (clocks, sdhci, ethernet, serial, etc). Signed-off-by: Atish Patra --- arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/microchip/Makefile | 2 + .../microchip/microchip-icicle-kit-a000.dts | 313 ++++++++++++++++++ 3 files changed, 316 insertions(+) create mode 100644 arch/riscv/boot/dts/microchip/Makefile create mode 100644 arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Makefile index ca1f8cbd78c0..3ea94ea0a18a 100644 --- a/arch/riscv/boot/dts/Makefile +++ b/arch/riscv/boot/dts/Makefile @@ -1,5 +1,6 @@ # SPDX-License-Identifier: GPL-2.0 subdir-y += sifive subdir-y += kendryte +subdir-y += microchip obj-$(CONFIG_BUILTIN_DTB) := $(addsuffix /, $(subdir-y)) diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/dts/microchip/Makefile new file mode 100644 index 000000000000..55ad77521304 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) += microchip-icicle-kit-a000.dtb diff --git a/arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts b/arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts new file mode 100644 index 000000000000..5848920af55c --- /dev/null +++ b/arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts @@ -0,0 +1,313 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* Copyright (c) 2020 Microchip Technology Inc */ + +/dts-v1/; + +/* Clock frequency (in Hz) of the rtcclk */ +#define RTCCLK_FREQ 1000000 + +/ { + #address-cells = <2>; + #size-cells = <2>; + model = "Microchip PolarFire-SoC"; + compatible = "microchip,polarfire-soc"; + + chosen { + stdout-path = &serial0; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = ; + + cpu@0 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <128>; + i-cache-size = <16384>; + reg = <0>; + riscv,isa = "rv64imac"; + status = "disabled"; + + cpu0_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@1 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <1>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + + cpu1_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@2 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <2>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + + cpu2_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@3 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <3>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + + cpu3_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@4 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <4>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + cpu4_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x40000000>; + clocks = <&clkcfg 26>; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + compatible = "simple-bus"; + ranges; + + cache-controller@2010000 { + compatible = "sifive,fu540-c000-ccache", "cache"; + cache-block-size = <64>; + cache-level = <2>; + cache-sets = <1024>; + cache-size = <2097152>; + cache-unified; + interrupt-parent = <&plic>; + interrupts = <1 2 3>; + reg = <0x0 0x2010000 0x0 0x1000>; + }; + + clint@2000000 { + compatible = "riscv,clint0"; + reg = <0x0 0x2000000 0x0 0xC000>; + interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7 + &cpu1_intc 3 &cpu1_intc 7 + &cpu2_intc 3 &cpu2_intc 7 + &cpu3_intc 3 &cpu3_intc 7 + &cpu4_intc 3 &cpu4_intc 7>; + }; + + plic: interrupt-controller@c000000 { + #interrupt-cells = <1>; + compatible = "sifive,plic-1.0.0"; + reg = <0x0 0xc000000 0x0 0x4000000>; + riscv,ndev = <53>; + interrupt-controller; + interrupts-extended = <&cpu0_intc 11 + &cpu1_intc 11 &cpu1_intc 9 + &cpu2_intc 11 &cpu2_intc 9 + &cpu3_intc 11 &cpu3_intc 9 + &cpu4_intc 11 &cpu4_intc 9>; + }; + + dma@3000000 { + compatible = "sifive,fu540-c000-pdma"; + reg = <0x0 0x3000000 0x0 0x8000>; + interrupt-parent = <&plic>; + interrupts = <23 24 25 26 27 28 29 30>; + #dma-cells = <1>; + }; + + refclk: refclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <600000000>; + clock-output-names = "msspllclk"; + }; + + clkcfg: clkcfg@20002000 { + compatible = "microchip,pfsoc-clkcfg"; + reg = <0x0 0x20002000 0x0 0x1000>; + reg-names = "mss_sysreg"; + clocks = <&refclk>; + #clock-cells = <1>; + clock-output-names = "cpuclk", "axiclk", "ahbclk", "ENVMclk", "MAC0clk", "MAC1clk", "MMCclk", "TIMERclk", "MMUART0clk", "MMUART1clk", "MMUART2clk", "MMUART3clk", "MMUART4clk", "SPI0clk", "SPI1clk", "I2C0clk", "I2C1clk", "CAN0clk", "CAN1clk", "USBclk", "RESERVED", "RTCclk", "QSPIclk", "GPIO0clk", "GPIO1clk", "GPIO2clk", "DDRCclk", "FIC0clk", "FIC1clk", "FIC2clk", "FIC3clk", "ATHENAclk", "CFMclk"; + }; + + serial0: serial@20000000 { + compatible = "ns16550a"; + reg = <0x0 0x20000000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <90>; + current-speed = <115200>; + clocks = <&clkcfg 8>; + status = "okay"; + }; + + serial1: serial@20100000 { + compatible = "ns16550a"; + reg = <0x0 0x20100000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <91>; + current-speed = <115200>; + clocks = <&clkcfg 9>; + status = "okay"; + }; + + serial2: serial@20102000 { + compatible = "ns16550a"; + reg = <0x0 0x20102000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <92>; + current-speed = <115200>; + clocks = <&clkcfg 10>; + status = "okay"; + }; + + serial3: serial@20104000 { + compatible = "ns16550a"; + reg = <0x0 0x20104000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <93>; + current-speed = <115200>; + clocks = <&clkcfg 11>; + status = "okay"; + }; + + sdcard: sdhc@20008000 { + compatible = "cdns,sd4hc"; + reg = <0x0 0x20008000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <88>; + pinctrl-names = "default"; + clocks = <&clkcfg 6>; + bus-width = <4>; + disable-wp; + no-1-8-v; + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <200>; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; + max-frequency = <200000000>; + status = "okay"; + }; + + emac1: ethernet@20112000 { + compatible = "cdns,macb"; + reg = <0x0 0x20112000 0x0 0x2000>; + interrupt-parent = <&plic>; + interrupts = <70 71 72 73>; + mac-address = [56 34 12 00 FC 00]; + phy-mode = "sgmii"; + clocks = <&clkcfg 5>, <&clkcfg 2>; + clock-names = "pclk", "hclk"; + #address-cells = <1>; + #size-cells = <0>; + phy1: ethernet-phy@9 { + reg = <9>; + ti,fifo-depth = <0x01>; + }; + }; + + uio_axi_lsram@2030000000 { + compatible = "generic-uio"; + reg = <0x20 0x30000000 0 0x80000000 >; + status = "okay"; + }; + }; +}; From patchwork Wed Oct 28 23:27:59 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Atish Patra X-Patchwork-Id: 11864083 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id A746E14B4 for ; Wed, 28 Oct 2020 23:28:37 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 59AA1207C4 for ; Wed, 28 Oct 2020 23:28:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="Tx6XNOMX"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=wdc.com header.i=@wdc.com header.b="AecRE7GL" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 59AA1207C4 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=wdc.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Pa5HMRni6nLBvBDf2s5qjSFxkDsMMTlyyMMIRyU1TBM=; b=Tx6XNOMXYurt5bPzXvgREBPLA qYveOM18HDU64lrH5XJQzkzWWhWU56ie9yMQkJzbLfV+MUjjIPGLKc9O7onTAuev85BA7DsMlmJmV V51+zly+5NgrT4ep1kWQlw4nMq2ApjAG9+P4IpIbrT+LkHNmQb5jl0AU9S8VSlceUWN26+GQJIXhZ iOS08N3Z9PiwAiwx0CdoR1CDa1KPxldjSbeNmz+U9/PL66qSMJx+WKRTQjCV0VO/tedita5ex7gqa nPvc16f5hm4MlWWvYaOfYvymPMLtxHaELs3xoEvnNNpZ2P0e2zQvBoODIW/5E033zQna4OqF37bnE EbwHhH7ZA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kXurV-0002ri-80; Wed, 28 Oct 2020 23:28:13 +0000 Received: from esa6.hgst.iphmx.com ([216.71.154.45]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kXurS-0002q3-4W for linux-riscv@lists.infradead.org; Wed, 28 Oct 2020 23:28:11 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1603927690; x=1635463690; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=bJAk/HlCEdByWU/6opUy/B9SIlWfZOpnQb53UvC9we8=; b=AecRE7GLTw+hk5CqAmxJGG5t4PQpIqAm0M20/ixHiKAFg5OMSGpjN4A4 HGzfbzfXaiiMPCCGdZNDwrDB27UEUFwf0uzFU09bD9XxjUpWKdGiNUcPz +zx15TIsSc9sGKdL+xWj8OhORg6Ml7jIQ8AZfWmIWAb5onKMqmaqSd/qH Q9mdlj9flrrE0hAu5TTSWOoZxLS60WAHrswfPg8L4ZR5eqdWvcWDBc9Hb ZXUELuuxmy2J0p6P6Ry3fi2N2XPbEWa0Ku9jkAfxv9ruXGDy6zKM4tpwE b0E0MlXRWqKmk6NQIkZh53SD4SmfSJtlJOXreZkXiAZTA+bDGLUEMWOvf Q==; IronPort-SDR: 2a4rfZ+5Tr08/x6DTKIvWG7BqFd1F8z8Qau0eN1uuVx4Yxx7xVwuOvEYRaJnCy5XHKnGOwL6pN 2xZoyVe7VfL+umJwp9pq8ct15HGkf5y0UE83Q4sBFeYoE3+t9Id2dNQdKxQAQCtgU/evqi8Vhm sV1z7FQwazzu/0yJ49xQ9/6IpQsiip6pYyyxWui/BoyEflYmO4KYPUUG00XxfA9Cam3Vvpt0or hveAGmsf95nBTswhcZYiey7pssMtG9baW+YOD5M/UAPuNyH+3rMJP+hyYFRCLGz3frUz4aLckq vjE= X-IronPort-AV: E=Sophos;i="5.77,428,1596470400"; d="scan'208";a="152388621" Received: from uls-op-cesaip02.wdc.com (HELO uls-op-cesaep02.wdc.com) ([199.255.45.15]) by ob1.hgst.iphmx.com with ESMTP; 29 Oct 2020 07:28:08 +0800 IronPort-SDR: 7wq8s1+kCPSkoYuIk9m4vWS5l6L6eHKJ7glzEWDnlMA9xbSfh02hfBCozLSr1NxgXpQ6PMZg8b Ssait8zFPxJvp+amMWHYF6nF67QAGVCOpmQ2AcYgj5+bW50XUYaUNwOG5Mqijd3T5lkLMqQ1DG Z2ip72BAgNOA1TyGvekkL9QX4LdKdf30MrlxLksq3q489nUiIOCtuPAJG8ULgw5KVMBl2Mme7r gSiMt6+JuAVfOhTSP8IFBg1yiqa4dTz4WS7o0++k/H13qq0nRlhaDRcIf/PwK5MDvxW+O0+OTz gN3oLszQECOETJAI14nksnhM Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep02.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Oct 2020 16:13:16 -0700 IronPort-SDR: 94lWjA8ui21z5dRyHN8PFZLWc4UbJh3udYMvZwY9leNLlEB8hUj+d1Z/jiMQcWUW7nsSihk7lE De3GYYbvK3lkjiMk/0VstuQyyR07X7e7Nu4hoRn9agFLCYiKJt4QQ50Tdh80eMih/LGBigp8M0 YF4Oro9CD5i31jZTZiMSllyoN6XzPvseyy2jZQK0GjkEhFzFJ6aj0z5kIPRf8wtwUdctUo7UdD gKiq4jBVFuM6YFUEVh5FVbmmXhPISPJ9c5N8NAgSnNMt2dHBWCDeA5nRnyKMt6UNmLAA7y793f 8fc= WDCIronportException: Internal Received: from myd002180.ad.shared (HELO jedi-01.hgst.com) ([10.86.60.107]) by uls-op-cesaip01.wdc.com with ESMTP; 28 Oct 2020 16:28:08 -0700 From: Atish Patra To: linux-kernel@vger.kernel.org Subject: [RFC PATCH 3/3] RISC-V: Enable Microchip PolarFire ICICLE SoC Date: Wed, 28 Oct 2020 16:27:59 -0700 Message-Id: <20201028232759.1928479-4-atish.patra@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201028232759.1928479-1-atish.patra@wdc.com> References: <20201028232759.1928479-1-atish.patra@wdc.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201028_192810_316478_447E9D80 X-CRM114-Status: GOOD ( 11.71 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [216.71.154.45 listed in list.dnswl.org] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.0 SPF_PASS SPF: sender matches SPF record -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Albert Ou , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , Atish Patra , Rob Herring , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv@lists.infradead.org, padmarao.begari@microchip.com Sender: "linux-riscv" Errors-To: linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org Enable Microchip PolarFire ICICLE soc config in defconfig. It allows the default upstream kernel to boot on PolarFire ICICLE board. Signed-off-by: Atish Patra Reviewed-by: Anup Patel Reviewed-by: Bin Meng Reviewed-by: Palmer Dabbelt --- arch/riscv/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index d222d353d86d..2660fa05451e 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -16,6 +16,7 @@ CONFIG_EXPERT=y CONFIG_BPF_SYSCALL=y CONFIG_SOC_SIFIVE=y CONFIG_SOC_VIRT=y +CONFIG_SOC_MICROCHIP_POLARFIRE=y CONFIG_SMP=y CONFIG_JUMP_LABEL=y CONFIG_MODULES=y @@ -79,6 +80,9 @@ CONFIG_USB_OHCI_HCD=y CONFIG_USB_OHCI_HCD_PLATFORM=y CONFIG_USB_STORAGE=y CONFIG_USB_UAS=y +CONFIG_SDHCI=y +CONFIG_MMC_SDHCI_PLTFM=y +CONFIG_MMC_SDHCI_CADENCE=y CONFIG_MMC=y CONFIG_MMC_SPI=y CONFIG_RTC_CLASS=y