From patchwork Tue Jul 31 17:46:12 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Radhey Shyam Pandey X-Patchwork-Id: 10551139 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 6F17113BF for ; Tue, 31 Jul 2018 17:47:01 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 59A1E2B3E5 for ; Tue, 31 Jul 2018 17:47:01 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 4ACA12B438; Tue, 31 Jul 2018 17:47:01 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C6F422B3E5 for ; Tue, 31 Jul 2018 17:47:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731210AbeGaT2L (ORCPT ); Tue, 31 Jul 2018 15:28:11 -0400 Received: from mail-bn3nam01on0081.outbound.protection.outlook.com ([104.47.33.81]:47744 "EHLO NAM01-BN3-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1729644AbeGaT2K (ORCPT ); Tue, 31 Jul 2018 15:28:10 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=j+bWBBc7hBmtF9bEQfhDNeayrOWKcYEU2yet7IixTrk=; b=qdS4D1eh8s7J/8GTbrATWw7NAo0Yo04xyuj5e0VpmoHvk7iZ5bKuLsrGT4SEQOOzd1SDNfj9zkSts1YPyWb10nGNFxgAm6+pe/WvaT+Co64RfCwJCBjx+05TTkc1eTUwKnrTDBo9DmQgtdLiNi1nNauS75ilyN7soiqOHnD8foU= Received: from CY4PR02CA0025.namprd02.prod.outlook.com (2603:10b6:903:117::11) by BYAPR02MB4455.namprd02.prod.outlook.com (2603:10b6:a03:57::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.995.19; Tue, 31 Jul 2018 17:46:41 +0000 Received: from BL2NAM02FT061.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e46::207) by CY4PR02CA0025.outlook.office365.com (2603:10b6:903:117::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.995.16 via Frontend Transport; Tue, 31 Jul 2018 17:46:41 +0000 Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.100 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.100; helo=xsj-pvapsmtpgw02; Received: from xsj-pvapsmtpgw02 (149.199.60.100) by BL2NAM02FT061.mail.protection.outlook.com (10.152.77.7) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.1038.3 via Frontend Transport; Tue, 31 Jul 2018 17:46:37 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66]:47757 helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw02 with esmtp (Exim 4.63) (envelope-from ) id 1fkYjE-00021X-NN; Tue, 31 Jul 2018 10:46:36 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1fkYj9-000385-Jt; Tue, 31 Jul 2018 10:46:31 -0700 Received: from xsj-pvapsmtp01 (smtp2.xilinx.com [149.199.38.66]) by xsj-smtp-dlp1.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id w6VHkOGd026129; Tue, 31 Jul 2018 10:46:24 -0700 Received: from [172.23.37.80] (helo=xhd-paegbuild40.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1fkYj2-00037D-5F; Tue, 31 Jul 2018 10:46:24 -0700 Received: by xhd-paegbuild40.xilinx.com (Postfix, from userid 13245) id 52A55B20671; Tue, 31 Jul 2018 23:16:23 +0530 (IST) From: Radhey Shyam Pandey To: , , , , , , , CC: , , , Subject: [RFC PATCH 1/2] dt-bindings: dmaengine: xilinx_dma: Add binding for Xilinx MCDMA IP Date: Tue, 31 Jul 2018 23:16:12 +0530 Message-ID: <1533059173-21405-2-git-send-email-radhey.shyam.pandey@xilinx.com> X-Mailer: git-send-email 2.4.4 In-Reply-To: <1533059173-21405-1-git-send-email-radhey.shyam.pandey@xilinx.com> References: <1533059173-21405-1-git-send-email-radhey.shyam.pandey@xilinx.com> X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.100;IPV:NLI;CTRY:US;EFV:NLI;SFV:NSPM;SFS:(10009020)(346002)(136003)(396003)(376002)(39860400002)(2980300002)(438002)(189003)(199004)(47776003)(4326008)(14444005)(6666003)(6266002)(50226002)(36756003)(5660300001)(446003)(36386004)(217873002)(81166006)(2616005)(16586007)(11346002)(90966002)(356003)(8676002)(42186006)(81156014)(478600001)(316002)(336012)(52956003)(110136005)(106466001)(63266004)(2201001)(8936002)(426003)(186003)(26005)(103686004)(51416003)(126002)(76176011)(305945005)(54906003)(50466002)(2906002)(476003)(106002)(48376002)(486006)(107986001)(2101003)(5001870100001);DIR:OUT;SFP:1101;SCL:1;SRVR:BYAPR02MB4455;H:xsj-pvapsmtpgw02;FPR:;SPF:Pass;LANG:en;PTR:xapps1.xilinx.com,unknown-60-100.xilinx.com;MX:1;A:1; X-Microsoft-Exchange-Diagnostics: 1;BL2NAM02FT061;1:IhedinQPn9jkp5HXZJGFaYR8SM0Ae106IAgJrMckQJTjOHfIT3yETvLnqqTyQs5DVyKntqjPrHmeSsAlirBIMQpnBZ/SnZ3ci98rxZGLCUf+Qtevc7QwJZovkQb2T6w8 MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 11361bd3-fe22-4b73-c4be-08d5f70d92b4 X-Microsoft-Antispam: BCL:0;PCL:0;RULEID:(7020095)(4652040)(8989117)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4608076)(2017052603328)(7153060);SRVR:BYAPR02MB4455; X-Microsoft-Exchange-Diagnostics: 1;BYAPR02MB4455;3:kUy11VueFGJ4jR+6L3Lry2GyGToo1fTO0fZBXYFPIEfvD/tyd99s7JUlkslOyxPukyQNPbFtWyJbvac2fsUE6PpF6End7xOeMuGbiZxqEQua5shIbSDx3irmcknRv5KHwnPm4DWD/fRk3nTxH8oTYXmMMReR2RAyD1kWA+T6X0yE6eAlO3O1LnpPfMVoDHOmHrLGJ3AnfgoqH3A0VFmUai+3+A3B2eKZDwdLABePvSiGkoSdM1k+5Q8eC+Xgufh5XOjWcXOsaH8IZDBA3fxfTPvyur/Yp4/hmXR0R9dq2UjlRWcZiHwdg+JTV2+9qDElv/ZcDbJkGIQn3OMkTU//j9w7ySk3Aek/uyfG1DSA6OI=;25:io2LASlpQIqamb/yoDQrxB1Etopu6lTsM4jFhaIAUSJHYm2NsimVrr/LEzjEcgIsY7osNhmMIt5TRIbQqrmic9muQ1qrizXivZ7QWpXM9YAmpQ7Or5cF7W+0jPFZefjCT2FVPXW0xMxUQeEq15ZIPz1sfbD7Blhfci5A38/+yzoksRTdyzgKV1+JDwJPTVtNUcchsFd7Eb5hNk2LB8T+sjqg/5zUlkesgcPOACZLaOXPKmaDoFJkJlVKxGIKzuuC/TkTiAR8d2wrMIouK6ekMdfs6Ce9kBwjk+IHA1SYT6dhF8cNp9WEjg51aty5YXojyhhPnTDeE0tI0OkTwou8HQ== X-MS-TrafficTypeDiagnostic: BYAPR02MB4455: X-Microsoft-Exchange-Diagnostics: 1;BYAPR02MB4455;31:TK2KTsvDsdkQj89SbiiHoKB3BzETb/cgzyYlvQJqsI+LihNjMIZ8VJwQh/vqfnbRLN1HBbjgx9JKQGiLm4OCtL5k+9Fa7MwEzNrLpKbDwxcfI+RrX6hi/rLC3vAKl5MfrMdkfTaVQcxO6uEt3D6IqvTd8TCqvy+L954a9aFnL/LGyAlTkPDmoXDQ+06tHQzFBXEmFHU2F+OmZJGe1weXAXoVmVBuNSHxfe32sp5G7yE=;20:Z1OkZLdhlKkM8AQjNFfJoP0cUzgIybIn1f+2WXgyiS3M3E3Mh6dOi92KcUXCa+BOiMkwCnd7f0YO63ee7C9e40MZQCE7AyjTDLA2vrLkgotFTFcoLMXeWD/r2TcXEPdi+qhHv8UHNNZ45p7Nwz6Owiu1fjrb1hi0unRP3OJSvaxasm6MAs4R69xMCtSYFZ60r71+guWuOZ2sH80KkYzSANTM8sjThZ7SePUwFtCnT4HbTia8UlJOsx5sxCZOufKP844fm9xgyHYUoX1PFcJg+XbrE33PirOKrkVA30UYuCK9zPwwEumryjc+t+xZF11zyLu+vDcQkqp3eiylhj9KaSmcldkGhF/o1fCe01dfAt8Crq+Vgc6Cqtkg28+dJcEO1FcB3pKuhrmUW9JkYcpG+G1/zl4KG68ygS67HzpCwBa8DWCCOXqT132uSJhNpda8G3iJr+dt2xgQzKa3eN17MBPdsjR2T+5gMtt8zx0phGeXoZtfrAIPgy25PKPca7Ru X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(3231311)(944501410)(52105095)(93006095)(93004095)(3002001)(10201501046)(6055026)(149027)(150027)(6041310)(20161123560045)(20161123558120)(20161123562045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123564045)(6072148)(201708071742011)(7699016);SRVR:BYAPR02MB4455;BCL:0;PCL:0;RULEID:;SRVR:BYAPR02MB4455; X-Microsoft-Exchange-Diagnostics: 1;BYAPR02MB4455;4:w6QSF13/0RKRc3HKEi4Gbd8eFkLRDr5caOMNcCQTR71ZT8NlXe/QTNX+SxNsnGpgZvRxx4dsa2XNEri7GBMkZtstJeMBwEvXz74eBZ+YV8MfpXu3AwcqTkQ+R5WzN+mTPkwBwSPtglHnbEui//lKZy69L06DLHqmK9kpJ+J/x3ofaBjD1trh0dPhJ/h5il7LvB2JZa2wX/7VmMJMdlAL5wcQ1tkrypppMPM49duvVYqjzXEaX5rkyJ//BBRW7udcP0HWvegb2jyMsDakjMci0ULj8amYXAxXfQ+gETfbztgE9AJ8O0Go1QMQtzCKdIOD X-Forefront-PRVS: 0750463DC9 X-Microsoft-Exchange-Diagnostics: 1;BYAPR02MB4455;23:vK0Bx1bWRcEGfCoHCKnUQip5oOm9+dg+yZTWuNXrMGJnL5hNAjtnxsDqVKb+bWd7jRLQ7zjnQ72F6DuVfG8aN1CO2XW+AEibSSHSnXhQAj45urHYvGdNM6j2QApxLnrNcaKpPPwsvmW/FXLhsZ8lumLwBuJoVqBrANmLimwZRkQWb7EIEqYMbqYvCc4LqM6F83iC7L983mHdxEtGJIw2fAc8vwhr/RBJADsFpLVN6lMQGTIZyeu7CNnKGrTs9mQe3Wm8XtBx1G0GmMMw62Zy/OuawsFghjMdpueZbzyqDiV9lBV+6p1BYpBjBkHr+QRh2pL5sZIK0vZIrHne89OSMncDy2080KhKSk6JRvtbhS45Y8b1poJk+bRX6YY9LkOTn+o6QhUPwcrY9gV9BE8seE6uGFAYnbFpl6fwuxC4aXztZPrpSEBljE7M17RGy6fKGwqF1KzD9gDLmMYLGKRBd3rXZKs0DLKk6WheEaoiXz9L+uXuboMb6q9g/U36zTlbx8P/bXeZLFJ8iRmir0hnzj1r9dGW45876Lie67/fOphxCoZ6RUaWDZFR8A795qIGH7vTgqv0QzQV3KHQH+dh/s9g3u2sp+1F+HWC9FwBwMwcbUiZLh1Nb5K3gobWq8LPog2Ci5ankP6vml18qc8WCa9NNt8nhfJPFQTfUkSqvgi0j+13Gws1NOhBoXI23EtB3I/RVg6GjObnlPXuFdPvrOnG8xFCtKVxhd8hmo/9bOFTHHPfdqusvduFFFYDhief0aKzfDsoB0EfQyUf9v7wwXzmnMbMX3cYsp2CUhL23p2iVi+XhSWczJvBkBnnyC4/SiWxmcEe3sNyAiTAVg3iaaI4D+XJ1e/xx+Csl1r6iviQaVG/guj+ch74SNXJAqjxh1KElm0IIomJlBa2TYLQ9OfXOZMy1TNowzSMT3HpxcpZJ0pexORl0YC2v7hXAQ2B/rS8II8iGhy2nZHpr6mwTCznMglkHRcLr6VsvgJncMnTX4GRlKg1DXcY+vaeFzMWLVOcCOH8uHm7w9YCLvVyJsyFynNXfyPiqVvScfEnBss+x5p8HzqKRwVqb7xk58QXEOoqS4aBl+8HCpG9b2xZ89Hxd921V89xftbx6BXg9eRqqGMAmnaXTlf7E5n7QIY/txypCKSg5UbGWXGhzI7q9kC4zzFks37O5iV0yzTWSOA7Ft0x1rCqF2FTeE+WU70XxHbsT/wV5w7MkphNClcIxBCJQz1zupgPEQ+Rg03BL7w= X-Microsoft-Antispam-Message-Info: W+QXtz2WIHzXoI2OjlKeQdoJJoIcN9M6Q0XG0C7CXXrsg13kYSjMaPPx0KxQ2jE61RFMNIodxxX0dUlsRuczP8l8AZvO8aZTIu9/jWe21atPkUu9OWcH7KaUvtJ2CfWUzpSNKXGPMTNloW55aCZ8qfJ/mXASQ3B1VnSIPD4ckfDQ2qwZS9st9QVKeSICblCXAsvBCVS/KjaxOcviSQWolaR1OBXeRbxkzRb+0jFfMf5+ZcI1ALwfXqN4i1PbpFQohahyNERDWm1pqMZVHFi+JzYSMuRKhOVOIqYuJjEc8ickKliIN6UXU14hE8HaVFL5wDkLludB9mJA1AxWA1RA2CXZf+OD6MWbYkJ56QDWBPM= X-Microsoft-Exchange-Diagnostics: 1;BYAPR02MB4455;6:klvrsTbN2/oPltngy4qCy/rJ4QAJApd49m2sW0MUaSYVY0FddAsnk4PHzgX05Do4A5EXN/7LxVmE+Uu2weRwRuCDu5jFcJTqiNoMJVwbQaSwCZMRmFVQuqKSQ0nO7K8t1MIOU1G6JnMAdT4i4W7WEoikMz1NcSu6Pczkkay83ojFRCd8ar46N3s6+8xWJSrBdHe+JvH8NAm5mbgWHit3cgVBWTpkVGsJMUI7icgEA7ceZOJShBqvTCF5idoB4DftSf/oZQy8+n+4bEWOeLnBCSHPZO+FEolU3TUz/kpGIvgHyBOKM9GR3Wa/ETDb1DhyOLodkRv2Z/coZwJW6J1nA2+qIBKCUmxhvH/UuS05mEctM+QZG9YSYgz3K6DD+YlNGxSUHq1kthc4rF+ibBR9PjHl5KtpOAMbZRopLir2fw/Nn9Y46N/2o69KG7mPwZHsdP85lehZW1CvzSSyrKg/2w==;5:VSbJhPAhU0i62aYDzAFC728NAwX6d41x8UB090P83wdcpMhZtD1y2aPmZQKxber6++cIOWMO/1FwuL5f0Pc3qdE5YUxdFev5eB9TSIPoyQ0lwDCEQmgh8bU+kURe9cOIgwCyoaV32G8dwUOLiXyawwilNu0DnhVcJbhwR0IPIXE=;7:yBJKa6cAzVKXOVdW/IkleRS7lRxCS6cFzPGNSJvVGz6/Rulzq9cc/kGD70WfTX07//G2xXQhE39ZBELC86eE7cxhUI3aVicPAY59vo6pGhP+y5R3XJBpDq6F1EpXJTUQV3YX3KPoAU6DRZI+B7hBYLHUoOviL6DBL25RtHB9G8kfXanrwP1TnjywdUd21+DRRMiGLsCen7gJF7RPCJjgZiGh8IblZDC+UEIcNInHEzq1P4Pptrnb0Dauo2DjIRlo SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 31 Jul 2018 17:46:37.6998 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 11361bd3-fe22-4b73-c4be-08d5f70d92b4 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.100];Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR02MB4455 Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Add devicetree binding for Xilinx AXI Multichannel Direct Memory Access (AXI MCDMA) IP. The AXI MCDMA provides high-bandwidth direct memory access between memory and AXI4-Stream target peripherals. The AXI MCDMA core provides scatter-gather interface with multiple channel support. Signed-off-by: Radhey Shyam Pandey --- Documentation/devicetree/bindings/dma/xilinx/xilinx_dma.txt | 10 ++++++++-- 1 file changed, 8 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/dma/xilinx/xilinx_dma.txt b/Documentation/devicetree/bindings/dma/xilinx/xilinx_dma.txt index 174af2c..57bb02e 100644 --- a/Documentation/devicetree/bindings/dma/xilinx/xilinx_dma.txt +++ b/Documentation/devicetree/bindings/dma/xilinx/xilinx_dma.txt @@ -11,9 +11,13 @@ is to receive from the device. Xilinx AXI CDMA engine, it does transfers between memory-mapped source address and a memory-mapped destination address. +Xilinx AXI MCDMA engine, it does transfer between memory and AXI4 stream +target devices. It can be configured to have up to 16 independent transmit +and receive channels. + Required properties: - compatible: Should be "xlnx,axi-vdma-1.00.a" or "xlnx,axi-dma-1.00.a" or - "xlnx,axi-cdma-1.00.a"" + "xlnx,axi-cdma-1.00.a" or "xlnx,axi-mcdma-1.00.a". - #dma-cells: Should be <1>, see "dmas" property below - reg: Should contain VDMA registers location and length. - xlnx,addrwidth: Should be the vdma addressing size in bits(ex: 32 bits). @@ -56,6 +60,8 @@ Required child node properties: For CDMA: It should be "xlnx,axi-cdma-channel". For AXIDMA: It should be either "xlnx,axi-dma-mm2s-channel" or "xlnx,axi-dma-s2mm-channel". + For MCDMA: It should be either "xlnx,axi-mcdma-mm2s-channel" or + "xlnx,axi-mcdma-s2mm-channel". - interrupts: Should contain per channel VDMA interrupts. - xlnx,datawidth: Should contain the stream data width, take values {32,64...1024}. @@ -68,7 +74,7 @@ Optional child node properties for VDMA: enabled/disabled in hardware. - xlnx,enable-vert-flip: Tells vertical flip is enabled/disabled in hardware(S2MM path). -Optional child node properties for AXI DMA: +Optional child node properties for AXI DMA and MCDMA: -dma-channels: Number of dma channels in child node. Example: From patchwork Tue Jul 31 17:46:13 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Radhey Shyam Pandey X-Patchwork-Id: 10551137 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 4CCD413BF for ; Tue, 31 Jul 2018 17:47:00 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 341BE2B444 for ; Tue, 31 Jul 2018 17:47:00 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 25BD52B43C; Tue, 31 Jul 2018 17:47:00 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id A05462B3E5 for ; Tue, 31 Jul 2018 17:46:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729767AbeGaT2P (ORCPT ); Tue, 31 Jul 2018 15:28:15 -0400 Received: from mail-co1nam03on0059.outbound.protection.outlook.com ([104.47.40.59]:41619 "EHLO NAM03-CO1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1729580AbeGaT2O (ORCPT ); Tue, 31 Jul 2018 15:28:14 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=A5vDAoGZiFIcaa8TKZViWlgcmLoFR7ibPZHg4SAzYIc=; b=4+GfumUF1FBdrD56ZH1zvTdvK9g3pUzhJvxnDaIEwdwiaI+7WAOIOLpEI5ARLo5QWt+nPz1ClxagWw0DI+j/Slw7xZfdg9kmWpmMKfN7iO7InRUSPCof57/m8hab4yX6/HxbHYWPmqeOrzPisfxdLkRLq1+q8uUhNf+WSvBQGVU= Received: from SN4PR0201CA0020.namprd02.prod.outlook.com (2603:10b6:803:2b::30) by SN4PR0201MB3518.namprd02.prod.outlook.com (2603:10b6:803:44::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.995.19; Tue, 31 Jul 2018 17:46:41 +0000 Received: from BL2NAM02FT030.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e46::205) by SN4PR0201CA0020.outlook.office365.com (2603:10b6:803:2b::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1017.14 via Frontend Transport; Tue, 31 Jul 2018 17:46:41 +0000 Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.100 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.100; helo=xsj-pvapsmtpgw02; Received: from xsj-pvapsmtpgw02 (149.199.60.100) by BL2NAM02FT030.mail.protection.outlook.com (10.152.77.172) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.1038.3 via Frontend Transport; Tue, 31 Jul 2018 17:46:37 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66]:47754 helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw02 with esmtp (Exim 4.63) (envelope-from ) id 1fkYjE-00021W-Ls; Tue, 31 Jul 2018 10:46:36 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1fkYj9-000385-IE; Tue, 31 Jul 2018 10:46:31 -0700 Received: from xsj-pvapsmtp01 (smtp.xilinx.com [149.199.38.66]) by xsj-smtp-dlp2.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id w6VHkPte024545; Tue, 31 Jul 2018 10:46:25 -0700 Received: from [172.23.37.80] (helo=xhd-paegbuild40.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1fkYj2-00037E-5q; Tue, 31 Jul 2018 10:46:24 -0700 Received: by xhd-paegbuild40.xilinx.com (Postfix, from userid 13245) id 5A126B20677; Tue, 31 Jul 2018 23:16:23 +0530 (IST) From: Radhey Shyam Pandey To: , , , , , , , CC: , , , Subject: [RFC PATCH 2/2] dmaengine: xilinx_dma: Add Xilinx AXI MCDMA Engine driver support Date: Tue, 31 Jul 2018 23:16:13 +0530 Message-ID: <1533059173-21405-3-git-send-email-radhey.shyam.pandey@xilinx.com> X-Mailer: git-send-email 2.4.4 In-Reply-To: <1533059173-21405-1-git-send-email-radhey.shyam.pandey@xilinx.com> References: <1533059173-21405-1-git-send-email-radhey.shyam.pandey@xilinx.com> X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.100;IPV:NLI;CTRY:US;EFV:NLI;SFV:NSPM;SFS:(10009020)(376002)(396003)(346002)(39860400002)(136003)(2980300002)(438002)(189003)(199004)(186003)(47776003)(356003)(36386004)(81156014)(81166006)(54906003)(106002)(36756003)(551934003)(8936002)(316002)(63266004)(42186006)(16586007)(8676002)(6266002)(26005)(11346002)(305945005)(106466001)(110136005)(4326008)(478600001)(48376002)(50466002)(90966002)(50226002)(5660300001)(446003)(2201001)(6666003)(52956003)(103686004)(2906002)(336012)(14444005)(476003)(486006)(76176011)(51416003)(575784001)(2616005)(217873002)(426003)(126002)(2004002)(107986001)(5001870100001)(2101003);DIR:OUT;SFP:1101;SCL:1;SRVR:SN4PR0201MB3518;H:xsj-pvapsmtpgw02;FPR:;SPF:Pass;LANG:en;PTR:xapps1.xilinx.com,unknown-60-100.xilinx.com;MX:1;A:1; X-Microsoft-Exchange-Diagnostics: 1;BL2NAM02FT030;1:NrioeRHBjyf/izaBrvyt2B1Qr3awRB8shClQdQKL80mctS2VT/XlTThKVpNCXyHOYhxEBnWOvlfUE9RjvvPlRazpwdWpu0LU1Aft96xy1seZ822QrrC7hteDDLqwvVMf MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c07a17b1-f239-46f0-5587-08d5f70d92db X-Microsoft-Antispam: BCL:0;PCL:0;RULEID:(7020095)(4652040)(8989117)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(4608076)(2017052603328)(7153060);SRVR:SN4PR0201MB3518; X-Microsoft-Exchange-Diagnostics: 1;SN4PR0201MB3518;3:Mq4LJqCvNJUPvGtzTNu+xDJSUqb+/T9IFxMuLG6Hz6KgB3aI1uwL1VcEOuFbUE1vpdUvC1xwly1PYvp/Q66PJhZUE7qDVE2YK1Q24b/Qg1jDIc4Po2eREhWoG0hkFaKutsbSNxaES7TC0/AxZgMNiIh0pKJrI9MxxaEFp/kZDbULuOcpN44m6Z00A372btNiHkZJ1MJVD9rmSDSKEMvuLkwkQeoleZ3elC5AjcgQwUM283OMo9qDh17wnp+kGF0iHv3VRQaMLAHR9avsDbshA2kQI1oy4hvTfFCGgBfaoCBjNzg87qefSs4hhOQ/yL43GLex9QIelskTwA3AKHvpGC26pz9O+7fzvHbq6g5i87Y=;25:Y1HZUGMADN4hWaIJ8fCh+sBOmKnzjK8HQISb5f5l9JA8rJjwimk6FXI/5xM7c9nDJTPpScURibdjg+tdr7LMJBx4XOWAP2iFOx/vpE6eaY62ftxwc+g0E+Bj1m3NFq1ZOnVfgNslolTE5jB/wRk1u0Mrqeh6SJWENJPDtOZ3dfynkjeDndRcwcwtDpHhAK8MsuUQ8Gx3MVkRw5Ou+6DQp5PKL8fuWtWIKqd72WeZegbfKGPXgqRJjFVGZnfebrH5UIChCIVS+hj6gQeRC77M6629A+u0n6vjmbTSaIDrY6a0dV+eXQW3veSxlciTRptB6/iFxUWlOXeFrvcJ4+v4aw== X-MS-TrafficTypeDiagnostic: SN4PR0201MB3518: X-Microsoft-Exchange-Diagnostics: 1;SN4PR0201MB3518;31:d5AqzhJ7p/9DNuzO1MtrtqFXgRt19PNbA+Df7vXC6x5kuBdEFRNADRhXJGSa+DBTFAnjVfvawy0krN80TuYTHy0Hm/guAtiOVrapYjRzWSYWTkKX3cuWZy91aYQi45vhXUrGDrwXZ2vW2vCPp7qo/uDf4zGb2TC8DwodNx2ATDJZDxElUd26JnvDpAqOfX9/2gcInh8iK/Tthhf4o2ydFkonCMcfnhEP6Ieizuak7DI=;20:3A2ilzhcr9OytKc9ukyHIcHi9oxUpIL70SW+kltZb/NcQgHFNPVUOCmKynfF+zznIYH41MpNms7MdhYiDKYvFbs0j8nsVtYn1ZrxYLtMiBJ5XTAV2GewQnOY68dGOiE+ZViZ7jYQZ7ssaiT3YDStxK18OgjF8bMU98LBeYnFjivryUTETFsc96wMUBz9GhAGdRrS1d6J6Pn/kCO4q7wkAb/S9XMustSJtDaPZM2nnYr7JOUA8+0dGUD6akJitAvVE/kDBShFy+9bAZd5epqF0cjjXNzB3hbB09ApdvowRlQmWykKU5dhm6m8UV4B3LwYsSHw88wndmUzZ1gjWjqYxJH+3sXS3zAiNAmrQiEsQ3gW9vrpcSAfOfFigJB8qIZ9wPjyGUxIhhXC10CKWekvvMaO46rPCqAjgxVKz9n+yFlW/jq+ElWmGn7cj1AyB091Zw+WBIiPTgfkg1H2CYe/4HLqQmsfarRv2BDxswtgOt7bED6LhickDqYlE2xMazlC X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(10201501046)(3002001)(3231311)(944501410)(52105095)(93006095)(93004095)(6055026)(149027)(150027)(6041310)(20161123558120)(20161123562045)(20161123564045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(6072148)(201708071742011)(7699016);SRVR:SN4PR0201MB3518;BCL:0;PCL:0;RULEID:;SRVR:SN4PR0201MB3518; X-Microsoft-Exchange-Diagnostics: 1;SN4PR0201MB3518;4:GpR+ZOi1FQuDpOzRHWrkTgZenRD6Wo2iXhAmOI9q4ztQGMg/IEV94ZXcpOojFXvdvrw2KcXt+JgezKzvy9IJau5c/tgXAs6GNq10KSnikbj0g0wIiQkDKJdQYEll5S0t0UcfH80P/1+1sUZhKdFM9UBHJN9fI3USzJba4gI/T0bQTdTAHKQSQL42AGrctIyEfzDCar+Ze55zgUX+t3ZwslVgNltdzfrOf1X0a/WAKn1qs/B0U5S4iRDreBn7Ak5ga+H7buMrHBsKREXw5KnqQDsC7s+OZtqytM6NwesMXGNk4TtrAz6DRkXtNyWru+jg X-Forefront-PRVS: 0750463DC9 X-Microsoft-Exchange-Diagnostics: 1;SN4PR0201MB3518;23:nXlf+mf+BVinNMaeFvIejLBHQu0XslsOHoqxAIvfTramV2mCiONgFa6fGEe+0oxriFlykn9RZyH1nIndIDlxMhC3/ep8uzo9hXgtV6E9hLon4Exi/3inCfYwhcXdWgsX2kjpHRAEDza9XWbgfVbb9kP/gFxtFTWjGe0qQXG7t8jr8Ki/CHRFDpt3RqbiS+tUvzynBS/700+VjN49AnRuKMYx1rzEaNdEXmTrP6Mfu6Ny348T8ukxXS/0zL5ZMDwgKHTrRHyxPoLLaRQqXPD0ydgE3yfWwqrrMMIc4YruR0CqK8b49VLS2AKKyzQXRrst7MIG7SVAipNg7VKuvJwmY1mVtzLIe4xtcWtKPyYztRJVzvRn68mzheEE1QHaalg3fi31Gg6IAdst6RzUrZv5eNhPcB2G51SOGCQ4PvrUuemLJ7MmEAl1eVu5PnQODK7jLALy+RduXt6nS3v/1ipyaT0Kb53M9oboR3qpzLCnI8mBavPjWjYFA39p5MUceSnbA0OiTSkv7WsZmmRAwMpO+6jBCcLuaab0AJx79ramb6Iq2Hj+dj/ILaGtRLpPtOJctfPVSXGDo3/CF+xURhyzng1EFRWVYMYXLr7Gdep5O8xG1p4Dv1LZ4rDyopmAk/bFzKqcxK9Evnf2bketPhS1j5I9HsrHCy8X34wkwQHczyA58Mzbo9Zs5NqfjGI8aNx5C45SQFEkGRrR9g1rMWFguyaq52WItoMShd+6ie+ud1PsG8bgZiTvWjKxHv+Fk22dvLz3W7j/JcYJzSsB/HqF+79d3ww6Inscjmjgbq6JiJ30p1EZjTURMomrZSxelRKj41LYDO+uglRLHj48ZcCNQGZLybfzjlLHX8+rn4duYVL+EslvIi8vSea9kxhUUS/N3sxr/slVmdjnfCo/L2oNNkEIQlDvrwNBHsO9sEvb+0ZbjL/4a3lhPizUly62dreuHjMP9+CT7Tr15kmufmd1HNnYgq6w97YdPVP5DR0SaNg7mkU7U/ukPrc4X7fbDZt7KlChcW4LQrtwA7Kjju7tw/oQKjo35GtS//Si5vkUaG2SgdOJwXJmSw/QUzUz9cKJjZjhjWw7yjiEz98UeKJKKPVsfdSpuP33UNRL4ZqZImjjMBt63uqA1Sd/xk+9EQcl0U4tLDk4KZruDRQxZw0HObRQjm3ojswaVSTIusYCXtth490l2avP9br3L2yixHh55sVCNIT47HYHZY1wPtUUYBdZgU9Fli7xMBFdrsffJO5Ej2nnhfA6OQKECWFxciivsIX43mTOgG2sf7UAlnqlw2G2Bc3T8ClP0P5H4inD568= X-Microsoft-Antispam-Message-Info: bnZuJsF7UlsbMt4aj4dYVac7VLtz79JJupZS8YPbVrxu0v4o7u4eG+Es+auvUV8iQE10n9rJ1NC/euTiUduzkqxJeoFIavU9DQocW+jH8DFeQDu3b5Tm36dUQCxZiXXZv7o5ZoPDW2X7c/UQ1tlOE8d3iHQ37E6o7G9unnn4qI3jrz6n592EDL8E9sc+WzC/OacXklboekFjCRYtwYGN73ZQZ8WtOXxEizJZtPWcCHzh69Sq+dwgBQn8/w9EZfJvqCxZxqDnLc5ByWHmltuwF9pdS7IRwgYqfLNYyrxdXJBqrPrTPvIY8bQgxGOFRVmhq6ySL0rA5tfadsaqBUtRMRV8E3wwyq2ZhAb/gPAMKdI= X-Microsoft-Exchange-Diagnostics: 1;SN4PR0201MB3518;6:6WUkxr+OFzoL/mBZ1K2FsKvZ/9t2trYv6dFzAkuR9i3ZVN9/fc4/+bDxVWv2GOnqKBkAloO3hadRKgGE1c6CVfRa7Qp49g2z+BvY9XG5ZmwRTmpfjZWlzk+u4bkg+Ar41odEAgkkl1pDrfm2qEdH91MRoYszHAZbRFPhl7HZz7hbbQ056wAUPe3xcbczUlBJngByBFNXn9Rynal6fxSuzEkYbCwG6InrVxaKWvhg4efGAnwdd+w7LfafAGEeIguwJeQT21K6D//j/ve+AjPUo4LehKXqtp3k7JGQ8jHyyG/YpyJcsyqI1SSMc0dapZoN3ymNlVH0AXTmiAC9qlHDxv5rMZo85FVcGeI4m8Q9/6t9Aw5sAoraSGA+eQ1YkSd+VTn0LNnae96tE1QCgwD5V+1IttkQcma4QDQcbPmydxz4yAkDv4DCmMs3dr1WaK4Vy2hSc6ueMEUG5Pm10KfJrA==;5:8Z8fdFrTnX3DZG4be9IvlOdJ8lseZecV5A+VcjQ6SLs968d0sWhCvol+oEVOYD2ZqFF3Ntk5w3x1mVaXMHNVMY72jorYYxJPnzasqfbjjJ/3HRsbaZhwHWudx41hJVnyEGuOUucY/oHJ0QD6W4SsaXunPTFyV239GSRGUw/2YlQ=;7:nztUDn0S+vKODx30TUjBQQh5A0JJaYJtLyspQYOhQYCXFSD1mugoT+9wG0DWr13q2f/i7grOyz60JKE9SyYqscF119yJQsdygq6FO+Yf/oZBKndCiylWlPsAIclp/xxll/t/SXY+yyrBRZmqWioYZ1ClPjiFH05dGZVrGJewfwQVtrp5BXWNPy8LXHE7CLgVqqmx312uYobeDGm06v6/QaUVYFbNX5l/fTMUZm0t6mEehtttNSdnygeWVAiKiJg9 SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 31 Jul 2018 17:46:37.7338 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c07a17b1-f239-46f0-5587-08d5f70d92db X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.100];Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN4PR0201MB3518 Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Add support for AXI Multichannel Direct Memory Access (AXI MCDMA) core, which is a soft Xilinx IP core that provides high-bandwidth direct memory access between memory and AXI4-Stream target peripherals. The AXI MCDMA core provides scatter-gather interface with multiple independent transmit and receive channels. Signed-off-by: Radhey Shyam Pandey --- drivers/dma/xilinx/xilinx_dma.c | 449 +++++++++++++++++++++++++++++++++++++++- 1 file changed, 440 insertions(+), 9 deletions(-) diff --git a/drivers/dma/xilinx/xilinx_dma.c b/drivers/dma/xilinx/xilinx_dma.c index c124423..f136e5a 100644 --- a/drivers/dma/xilinx/xilinx_dma.c +++ b/drivers/dma/xilinx/xilinx_dma.c @@ -25,6 +25,11 @@ * Access (DMA) between a memory-mapped source address and a memory-mapped * destination address. * + * The AXI Multichannel Direct Memory Access (AXI MCDMA) core is a soft + * Xilinx IP that provides high-bandwidth direct memory access between + * memory and AXI4-Stream target peripherals. It supports scatter-gather + * interface with multiple independent transmit and receive channels. + * * This program is free software: you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation, either version 2 of the License, or @@ -190,6 +195,30 @@ /* AXI CDMA Specific Masks */ #define XILINX_CDMA_CR_SGMODE BIT(3) +/* AXI MCDMA Specific Registers/Offsets */ +#define XILINX_MCDMA_MM2S_CTRL_OFFSET 0x0000 +#define XILINX_MCDMA_S2MM_CTRL_OFFSET 0x0500 +#define XILINX_MCDMA_CHEN_OFFSET 0x0008 +#define XILINX_MCDMA_CH_ERR_OFFSET 0x0010 +#define XILINX_MCDMA_RXINT_SER_OFFSET 0x0020 +#define XILINX_MCDMA_TXINT_SER_OFFSET 0x0028 +#define XILINX_MCDMA_CHAN_CR_OFFSET(x) (0x40 + (x) * 0x40) +#define XILINX_MCDMA_CHAN_SR_OFFSET(x) (0x44 + (x) * 0x40) +#define XILINX_MCDMA_CHAN_CDESC_OFFSET(x) (0x48 + (x) * 0x40) +#define XILINX_MCDMA_CHAN_TDESC_OFFSET(x) (0x50 + (x) * 0x40) + +/* AXI MCDMA Specific Masks/Shifts */ +#define XILINX_MCDMA_COALESCE_SHIFT 16 +#define XILINX_MCDMA_COALESCE_MAX 24 +#define XILINX_MCDMA_IRQ_ALL_MASK GENMASK(7, 5) +#define XILINX_MCDMA_COALESCE_MASK GENMASK(23, 16) +#define XILINX_MCDMA_CR_RUNSTOP_MASK BIT(0) +#define XILINX_MCDMA_IRQ_IOC_MASK BIT(5) +#define XILINX_MCDMA_IRQ_DELAY_MASK BIT(6) +#define XILINX_MCDMA_IRQ_ERR_MASK BIT(7) +#define XILINX_MCDMA_BD_EOP BIT(30) +#define XILINX_MCDMA_BD_SOP BIT(31) + /** * struct xilinx_vdma_desc_hw - Hardware Descriptor * @next_desc: Next Descriptor Pointer @0x00 @@ -236,6 +265,30 @@ struct xilinx_axidma_desc_hw { } __aligned(64); /** + * struct xilinx_aximcdma_desc_hw - Hardware Descriptor for AXI MCDMA + * @next_desc: Next Descriptor Pointer @0x00 + * @next_desc_msb: MSB of Next Descriptor Pointer @0x04 + * @buf_addr: Buffer address @0x08 + * @buf_addr_msb: MSB of Buffer address @0x0C + * @rsvd: Reserved field @0x10 + * @control: Control Information field @0x14 + * @status: Status field @0x18 + * @sideband_status: Status of sideband signals @0x1C + * @app: APP Fields @0x20 - 0x30 + */ +struct xilinx_aximcdma_desc_hw { + u32 next_desc; + u32 next_desc_msb; + u32 buf_addr; + u32 buf_addr_msb; + u32 rsvd; + u32 control; + u32 status; + u32 sideband_status; + u32 app[XILINX_DMA_NUM_APP_WORDS]; +} __aligned(64); + +/** * struct xilinx_cdma_desc_hw - Hardware Descriptor * @next_desc: Next Descriptor Pointer @0x00 * @next_desc_msb: Next Descriptor Pointer MSB @0x04 @@ -282,6 +335,18 @@ struct xilinx_axidma_tx_segment { } __aligned(64); /** + * struct xilinx_aximcdma_tx_segment - Descriptor segment + * @hw: Hardware descriptor + * @node: Node in the descriptor segments list + * @phys: Physical address of segment + */ +struct xilinx_aximcdma_tx_segment { + struct xilinx_aximcdma_desc_hw hw; + struct list_head node; + dma_addr_t phys; +} __aligned(64); + +/** * struct xilinx_cdma_tx_segment - Descriptor segment * @hw: Hardware descriptor * @node: Node in the descriptor segments list @@ -336,7 +401,8 @@ struct xilinx_dma_tx_descriptor { * @ext_addr: Indicates 64 bit addressing is supported by dma channel * @desc_submitcount: Descriptor h/w submitted count * @residue: Residue for AXI DMA - * @seg_v: Statically allocated segments base + * @seg_v: Statically allocated segments base for AXI DMA + * @seg_mv: Statically allocated segments base for AXI MCDMA * @seg_p: Physical allocated segments base * @cyclic_seg_v: Statically allocated segment base for cyclic transfers * @cyclic_seg_p: Physical allocated segments base for cyclic dma @@ -374,6 +440,7 @@ struct xilinx_dma_chan { u32 desc_submitcount; u32 residue; struct xilinx_axidma_tx_segment *seg_v; + struct xilinx_aximcdma_tx_segment *seg_mv; dma_addr_t seg_p; struct xilinx_axidma_tx_segment *cyclic_seg_v; dma_addr_t cyclic_seg_p; @@ -395,6 +462,7 @@ enum xdma_ip_type { XDMA_TYPE_AXIDMA = 0, XDMA_TYPE_CDMA, XDMA_TYPE_VDMA, + XDMA_TYPE_AXIMCDMA }; struct xilinx_dma_config { @@ -402,6 +470,7 @@ struct xilinx_dma_config { int (*clk_init)(struct platform_device *pdev, struct clk **axi_clk, struct clk **tx_clk, struct clk **txs_clk, struct clk **rx_clk, struct clk **rxs_clk); + irqreturn_t (*irq_handler)(int irq, void *data); }; /** @@ -542,6 +611,18 @@ static inline void xilinx_axidma_buf(struct xilinx_dma_chan *chan, } } +static inline void xilinx_aximcdma_buf(struct xilinx_dma_chan *chan, + struct xilinx_aximcdma_desc_hw *hw, + dma_addr_t buf_addr, size_t sg_used) +{ + if (chan->ext_addr) { + hw->buf_addr = lower_32_bits(buf_addr + sg_used); + hw->buf_addr_msb = upper_32_bits(buf_addr + sg_used); + } else { + hw->buf_addr = buf_addr + sg_used; + } +} + /* ----------------------------------------------------------------------------- * Descriptors and segments alloc and free */ @@ -612,6 +693,31 @@ xilinx_axidma_alloc_tx_segment(struct xilinx_dma_chan *chan) return segment; } +/** + * xilinx_aximcdma_alloc_tx_segment - Allocate transaction segment + * @chan: Driver specific DMA channel + * + * Return: The allocated segment on success and NULL on failure. + */ +static struct xilinx_aximcdma_tx_segment * +xilinx_aximcdma_alloc_tx_segment(struct xilinx_dma_chan *chan) +{ + struct xilinx_aximcdma_tx_segment *segment = NULL; + unsigned long flags; + + spin_lock_irqsave(&chan->lock, flags); + if (!list_empty(&chan->free_seg_list)) { + segment = list_first_entry(&chan->free_seg_list, + struct xilinx_aximcdma_tx_segment, + node); + list_del(&segment->node); + } + spin_unlock_irqrestore(&chan->lock, flags); + + return segment; +} + + static void xilinx_dma_clean_hw_desc(struct xilinx_axidma_desc_hw *hw) { u32 next_desc = hw->next_desc; @@ -623,6 +729,17 @@ static void xilinx_dma_clean_hw_desc(struct xilinx_axidma_desc_hw *hw) hw->next_desc_msb = next_desc_msb; } +static void xilinx_mcdma_clean_hw_desc(struct xilinx_aximcdma_desc_hw *hw) +{ + u32 next_desc = hw->next_desc; + u32 next_desc_msb = hw->next_desc_msb; + + memset(hw, 0, sizeof(struct xilinx_aximcdma_desc_hw)); + + hw->next_desc = next_desc; + hw->next_desc_msb = next_desc_msb; +} + /** * xilinx_dma_free_tx_segment - Free transaction segment * @chan: Driver specific DMA channel @@ -637,6 +754,19 @@ static void xilinx_dma_free_tx_segment(struct xilinx_dma_chan *chan, } /** + * xilinx_mcdma_free_tx_segment - Free transaction segment + * @chan: Driver specific DMA channel + * @segment: DMA transaction segment + */ +static void xilinx_mcdma_free_tx_segment(struct xilinx_dma_chan *chan, + struct xilinx_aximcdma_tx_segment *segment) +{ + xilinx_mcdma_clean_hw_desc(&segment->hw); + + list_add_tail(&segment->node, &chan->free_seg_list); +} + +/** * xilinx_cdma_free_tx_segment - Free transaction segment * @chan: Driver specific DMA channel * @segment: DMA transaction segment @@ -690,6 +820,7 @@ xilinx_dma_free_tx_descriptor(struct xilinx_dma_chan *chan, struct xilinx_vdma_tx_segment *segment, *next; struct xilinx_cdma_tx_segment *cdma_segment, *cdma_next; struct xilinx_axidma_tx_segment *axidma_segment, *axidma_next; + struct xilinx_aximcdma_tx_segment *aximcdma_segment, *aximcdma_next; if (!desc) return; @@ -705,12 +836,18 @@ xilinx_dma_free_tx_descriptor(struct xilinx_dma_chan *chan, list_del(&cdma_segment->node); xilinx_cdma_free_tx_segment(chan, cdma_segment); } - } else { + } else if (chan->xdev->dma_config->dmatype == XDMA_TYPE_AXIDMA) { list_for_each_entry_safe(axidma_segment, axidma_next, &desc->segments, node) { list_del(&axidma_segment->node); xilinx_dma_free_tx_segment(chan, axidma_segment); } + } else { + list_for_each_entry_safe(aximcdma_segment, aximcdma_next, + &desc->segments, node) { + list_del(&aximcdma_segment->node); + xilinx_mcdma_free_tx_segment(chan, aximcdma_segment); + } } kfree(desc); @@ -779,7 +916,19 @@ static void xilinx_dma_free_chan_resources(struct dma_chan *dchan) chan->cyclic_seg_v, chan->cyclic_seg_p); } - if (chan->xdev->dma_config->dmatype != XDMA_TYPE_AXIDMA) { + if (chan->xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) { + spin_lock_irqsave(&chan->lock, flags); + INIT_LIST_HEAD(&chan->free_seg_list); + spin_unlock_irqrestore(&chan->lock, flags); + + /* Free memory that is allocated for BD */ + dma_free_coherent(chan->dev, sizeof(*chan->seg_mv) * + XILINX_DMA_NUM_DESCS, chan->seg_mv, + chan->seg_p); + } + + if (chan->xdev->dma_config->dmatype != XDMA_TYPE_AXIDMA && + chan->xdev->dma_config->dmatype != XDMA_TYPE_AXIMCDMA) { dma_pool_destroy(chan->desc_pool); chan->desc_pool = NULL; } @@ -900,6 +1049,30 @@ static int xilinx_dma_alloc_chan_resources(struct dma_chan *dchan) list_add_tail(&chan->seg_v[i].node, &chan->free_seg_list); } + } else if (chan->xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) { + /* Allocate the buffer descriptors. */ + chan->seg_mv = dma_zalloc_coherent(chan->dev, + sizeof(*chan->seg_mv) * + XILINX_DMA_NUM_DESCS, + &chan->seg_p, GFP_KERNEL); + if (!chan->seg_mv) { + dev_err(chan->dev, + "unable to allocate channel %d descriptors\n", + chan->id); + return -ENOMEM; + } + for (i = 0; i < XILINX_DMA_NUM_DESCS; i++) { + chan->seg_mv[i].hw.next_desc = + lower_32_bits(chan->seg_p + sizeof(*chan->seg_mv) * + ((i + 1) % XILINX_DMA_NUM_DESCS)); + chan->seg_mv[i].hw.next_desc_msb = + upper_32_bits(chan->seg_p + sizeof(*chan->seg_mv) * + ((i + 1) % XILINX_DMA_NUM_DESCS)); + chan->seg_mv[i].phys = chan->seg_p + + sizeof(*chan->seg_v) * i; + list_add_tail(&chan->seg_mv[i].node, + &chan->free_seg_list); + } } else if (chan->xdev->dma_config->dmatype == XDMA_TYPE_CDMA) { chan->desc_pool = dma_pool_create("xilinx_cdma_desc_pool", chan->dev, @@ -915,7 +1088,8 @@ static int xilinx_dma_alloc_chan_resources(struct dma_chan *dchan) } if (!chan->desc_pool && - (chan->xdev->dma_config->dmatype != XDMA_TYPE_AXIDMA)) { + ((chan->xdev->dma_config->dmatype != XDMA_TYPE_AXIDMA) && + chan->xdev->dma_config->dmatype != XDMA_TYPE_AXIMCDMA)) { dev_err(chan->dev, "unable to allocate channel %d descriptor pool\n", chan->id); @@ -1362,6 +1536,71 @@ static void xilinx_dma_start_transfer(struct xilinx_dma_chan *chan) } /** + * xilinx_mcdma_start_transfer - Starts MCDMA transfer + * @chan: Driver specific channel struct pointer + */ +static void xilinx_mcdma_start_transfer(struct xilinx_dma_chan *chan) +{ + struct xilinx_dma_tx_descriptor *head_desc, *tail_desc; + struct xilinx_axidma_tx_segment *tail_segment; + u32 reg; + + if (chan->err) + return; + + if (!chan->idle) + return; + + if (list_empty(&chan->pending_list)) + return; + + head_desc = list_first_entry(&chan->pending_list, + struct xilinx_dma_tx_descriptor, node); + tail_desc = list_last_entry(&chan->pending_list, + struct xilinx_dma_tx_descriptor, node); + tail_segment = list_last_entry(&tail_desc->segments, + struct xilinx_axidma_tx_segment, node); + + reg = dma_ctrl_read(chan, XILINX_MCDMA_CHAN_CR_OFFSET(chan->tdest)); + + if (chan->desc_pendingcount <= XILINX_MCDMA_COALESCE_MAX) { + reg &= ~XILINX_MCDMA_COALESCE_MASK; + reg |= chan->desc_pendingcount << + XILINX_MCDMA_COALESCE_SHIFT; + } + + reg |= XILINX_MCDMA_IRQ_ALL_MASK; + dma_ctrl_write(chan, XILINX_MCDMA_CHAN_CR_OFFSET(chan->tdest), reg); + + /* Program current descriptor */ + xilinx_write(chan, XILINX_MCDMA_CHAN_CDESC_OFFSET(chan->tdest), + head_desc->async_tx.phys); + + /* Program channel enable register */ + reg = dma_ctrl_read(chan, XILINX_MCDMA_CHEN_OFFSET); + reg |= BIT(chan->tdest); + dma_ctrl_write(chan, XILINX_MCDMA_CHEN_OFFSET, reg); + + /* Start the fetch of BDs for the channel */ + reg = dma_ctrl_read(chan, XILINX_MCDMA_CHAN_CR_OFFSET(chan->tdest)); + reg |= XILINX_MCDMA_CR_RUNSTOP_MASK; + dma_ctrl_write(chan, XILINX_MCDMA_CHAN_CR_OFFSET(chan->tdest), reg); + + xilinx_dma_start(chan); + + if (chan->err) + return; + + /* Start the transfer */ + xilinx_write(chan, XILINX_MCDMA_CHAN_TDESC_OFFSET(chan->tdest), + tail_segment->phys); + + list_splice_tail_init(&chan->pending_list, &chan->active_list); + chan->desc_pendingcount = 0; + chan->idle = false; +} + +/** * xilinx_dma_issue_pending - Issue pending transactions * @dchan: DMA channel */ @@ -1452,6 +1691,75 @@ static int xilinx_dma_chan_reset(struct xilinx_dma_chan *chan) } /** + * xilinx_mcdma_irq_handler - MCDMA Interrupt handler + * @irq: IRQ number + * @data: Pointer to the Xilinx MCDMA channel structure + * + * Return: IRQ_HANDLED/IRQ_NONE + */ +static irqreturn_t xilinx_mcdma_irq_handler(int irq, void *data) +{ + struct xilinx_dma_chan *chan = data; + u32 status, ser_offset, chan_sermask, chan_offset = 0, chan_id; + + if (chan->direction == DMA_DEV_TO_MEM) + ser_offset = XILINX_MCDMA_RXINT_SER_OFFSET; + else + ser_offset = XILINX_MCDMA_TXINT_SER_OFFSET; + + /* Read the channel id raising the interrupt*/ + chan_sermask = dma_ctrl_read(chan, ser_offset); + chan_id = ffs(chan_sermask); + + if (!chan_id) + return IRQ_NONE; + + if (chan->direction == DMA_DEV_TO_MEM) + chan_offset = XILINX_DMA_MAX_CHANS_PER_DEVICE / 2; + + chan_offset = chan_offset + (chan_id - 1); + chan = chan->xdev->chan[chan_offset]; + /* Read the status and ack the interrupts. */ + status = dma_ctrl_read(chan, XILINX_MCDMA_CHAN_SR_OFFSET(chan->tdest)); + if (!(status & XILINX_MCDMA_IRQ_ALL_MASK)) + return IRQ_NONE; + + dma_ctrl_write(chan, XILINX_MCDMA_CHAN_SR_OFFSET(chan->tdest), + status & XILINX_MCDMA_IRQ_ALL_MASK); + + if (status & XILINX_MCDMA_IRQ_ERR_MASK) { + dev_err(chan->dev, "Channel %p has errors %x cdr %x tdr %x\n", + chan, dma_ctrl_read(chan, + XILINX_MCDMA_CH_ERR_OFFSET), dma_ctrl_read(chan, + XILINX_MCDMA_CHAN_CDESC_OFFSET(chan->tdest)), + dma_ctrl_read(chan, + XILINX_MCDMA_CHAN_TDESC_OFFSET + (chan->tdest))); + chan->err = true; + } + + if (status & XILINX_MCDMA_IRQ_DELAY_MASK) { + /* + * Device takes too long to do the transfer when user requires + * responsiveness. + */ + dev_dbg(chan->dev, "Inter-packet latency too long\n"); + } + + if (status & XILINX_MCDMA_IRQ_IOC_MASK) { + spin_lock(&chan->lock); + xilinx_dma_complete_descriptor(chan); + chan->idle = true; + chan->start_transfer(chan); + spin_unlock(&chan->lock); + } + + tasklet_schedule(&chan->tasklet); + return IRQ_HANDLED; + +} + +/** * xilinx_dma_irq_handler - DMA Interrupt handler * @irq: IRQ number * @data: Pointer to the Xilinx DMA channel structure @@ -1750,6 +2058,103 @@ xilinx_cdma_prep_memcpy(struct dma_chan *dchan, dma_addr_t dma_dst, xilinx_dma_free_tx_descriptor(chan, desc); return NULL; } +/** + * xilinx_mcdma_prep_slave_sg - prepare descriptors for a DMA_SLAVE transaction + * @dchan: DMA channel + * @sgl: scatterlist to transfer to/from + * @sg_len: number of entries in @scatterlist + * @direction: DMA direction + * @flags: transfer ack flags + * @context: APP words of the descriptor + * + * Return: Async transaction descriptor on success and NULL on failure + */ +static struct dma_async_tx_descriptor *xilinx_mcdma_prep_slave_sg( + struct dma_chan *dchan, struct scatterlist *sgl, unsigned int sg_len, + enum dma_transfer_direction direction, unsigned long flags, + void *context) +{ + struct xilinx_dma_chan *chan = to_xilinx_chan(dchan); + struct xilinx_dma_tx_descriptor *desc; + struct xilinx_aximcdma_tx_segment *segment = NULL; + u32 *app_w = (u32 *)context; + struct scatterlist *sg; + size_t copy; + size_t sg_used; + unsigned int i; + + if (!is_slave_direction(direction)) + return NULL; + + /* Allocate a transaction descriptor. */ + desc = xilinx_dma_alloc_tx_descriptor(chan); + if (!desc) + return NULL; + + dma_async_tx_descriptor_init(&desc->async_tx, &chan->common); + desc->async_tx.tx_submit = xilinx_dma_tx_submit; + + /* Build transactions using information in the scatter gather list */ + for_each_sg(sgl, sg, sg_len, i) { + sg_used = 0; + + /* Loop until the entire scatterlist entry is used */ + while (sg_used < sg_dma_len(sg)) { + struct xilinx_aximcdma_desc_hw *hw; + + /* Get a free segment */ + segment = xilinx_aximcdma_alloc_tx_segment(chan); + if (!segment) + goto error; + + /* + * Calculate the maximum number of bytes to transfer, + * making sure it is less than the hw limit + */ + copy = min_t(size_t, sg_dma_len(sg) - sg_used, + XILINX_DMA_MAX_TRANS_LEN); + hw = &segment->hw; + + /* Fill in the descriptor */ + xilinx_aximcdma_buf(chan, hw, sg_dma_address(sg), + sg_used); + hw->control = copy; + + if (chan->direction == DMA_MEM_TO_DEV) { + if (app_w) + memcpy(hw->app, app_w, sizeof(u32) * + XILINX_DMA_NUM_APP_WORDS); + } + + sg_used += copy; + /* + * Insert the segment into the descriptor segments + * list. + */ + list_add_tail(&segment->node, &desc->segments); + } + } + + segment = list_first_entry(&desc->segments, + struct xilinx_aximcdma_tx_segment, node); + desc->async_tx.phys = segment->phys; + + /* For the last DMA_MEM_TO_DEV transfer, set EOP */ + if (chan->direction == DMA_MEM_TO_DEV) { + segment->hw.control |= XILINX_MCDMA_BD_SOP; + segment = list_last_entry(&desc->segments, + struct xilinx_aximcdma_tx_segment, + node); + segment->hw.control |= XILINX_MCDMA_BD_EOP; + } + + return &desc->async_tx; + +error: + xilinx_dma_free_tx_descriptor(chan, desc); + + return NULL; +} /** * xilinx_dma_prep_slave_sg - prepare descriptors for a DMA_SLAVE transaction @@ -2422,12 +2827,16 @@ static int xilinx_dma_chan_probe(struct xilinx_dma_device *xdev, if (of_device_is_compatible(node, "xlnx,axi-vdma-mm2s-channel") || of_device_is_compatible(node, "xlnx,axi-dma-mm2s-channel") || - of_device_is_compatible(node, "xlnx,axi-cdma-channel")) { + of_device_is_compatible(node, "xlnx,axi-cdma-channel") || + of_device_is_compatible(node, "xlnx,axi-mcdma-mm2s-channel")) { chan->direction = DMA_MEM_TO_DEV; chan->id = chan_id; chan->tdest = chan_id; - chan->ctrl_offset = XILINX_DMA_MM2S_CTRL_OFFSET; + if (xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) + chan->ctrl_offset = XILINX_MCDMA_MM2S_CTRL_OFFSET; + else + chan->ctrl_offset = XILINX_DMA_MM2S_CTRL_OFFSET; if (xdev->dma_config->dmatype == XDMA_TYPE_VDMA) { chan->desc_offset = XILINX_VDMA_MM2S_DESC_OFFSET; chan->config.park = 1; @@ -2439,7 +2848,9 @@ static int xilinx_dma_chan_probe(struct xilinx_dma_device *xdev, } else if (of_device_is_compatible(node, "xlnx,axi-vdma-s2mm-channel") || of_device_is_compatible(node, - "xlnx,axi-dma-s2mm-channel")) { + "xlnx,axi-dma-s2mm-channel") || + of_device_is_compatible(node, + "xlnx,axi-mcdma-s2mm-channel")) { chan->direction = DMA_DEV_TO_MEM; chan->id = chan_id; chan->tdest = chan_id - xdev->nr_channels; @@ -2451,7 +2862,11 @@ static int xilinx_dma_chan_probe(struct xilinx_dma_device *xdev, XILINX_VDMA_ENABLE_VERTICAL_FLIP; } - chan->ctrl_offset = XILINX_DMA_S2MM_CTRL_OFFSET; + if (xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) + chan->ctrl_offset = XILINX_MCDMA_S2MM_CTRL_OFFSET; + else + chan->ctrl_offset = XILINX_DMA_S2MM_CTRL_OFFSET; + if (xdev->dma_config->dmatype == XDMA_TYPE_VDMA) { chan->desc_offset = XILINX_VDMA_S2MM_DESC_OFFSET; chan->config.park = 1; @@ -2467,7 +2882,7 @@ static int xilinx_dma_chan_probe(struct xilinx_dma_device *xdev, /* Request the interrupt */ chan->irq = irq_of_parse_and_map(node, 0); - err = request_irq(chan->irq, xilinx_dma_irq_handler, IRQF_SHARED, + err = request_irq(chan->irq, xdev->dma_config->irq_handler, IRQF_SHARED, "xilinx-dma-controller", chan); if (err) { dev_err(xdev->dev, "unable to request IRQ %d\n", chan->irq); @@ -2477,6 +2892,9 @@ static int xilinx_dma_chan_probe(struct xilinx_dma_device *xdev, if (xdev->dma_config->dmatype == XDMA_TYPE_AXIDMA) { chan->start_transfer = xilinx_dma_start_transfer; chan->stop_transfer = xilinx_dma_stop_transfer; + } else if (xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) { + chan->start_transfer = xilinx_mcdma_start_transfer; + chan->stop_transfer = xilinx_dma_stop_transfer; } else if (xdev->dma_config->dmatype == XDMA_TYPE_CDMA) { chan->start_transfer = xilinx_cdma_start_transfer; chan->stop_transfer = xilinx_cdma_stop_transfer; @@ -2557,22 +2975,31 @@ static struct dma_chan *of_dma_xilinx_xlate(struct of_phandle_args *dma_spec, static const struct xilinx_dma_config axidma_config = { .dmatype = XDMA_TYPE_AXIDMA, .clk_init = axidma_clk_init, + .irq_handler = xilinx_dma_irq_handler, }; +static const struct xilinx_dma_config aximcdma_config = { + .dmatype = XDMA_TYPE_AXIMCDMA, + .clk_init = axidma_clk_init, + .irq_handler = xilinx_mcdma_irq_handler, +}; static const struct xilinx_dma_config axicdma_config = { .dmatype = XDMA_TYPE_CDMA, .clk_init = axicdma_clk_init, + .irq_handler = xilinx_dma_irq_handler, }; static const struct xilinx_dma_config axivdma_config = { .dmatype = XDMA_TYPE_VDMA, .clk_init = axivdma_clk_init, + .irq_handler = xilinx_dma_irq_handler, }; static const struct of_device_id xilinx_dma_of_ids[] = { { .compatible = "xlnx,axi-dma-1.00.a", .data = &axidma_config }, { .compatible = "xlnx,axi-cdma-1.00.a", .data = &axicdma_config }, { .compatible = "xlnx,axi-vdma-1.00.a", .data = &axivdma_config }, + { .compatible = "xlnx,axi-mcdma-1.00.a", .data = &aximcdma_config }, {} }; MODULE_DEVICE_TABLE(of, xilinx_dma_of_ids); @@ -2684,6 +3111,8 @@ static int xilinx_dma_probe(struct platform_device *pdev) } else if (xdev->dma_config->dmatype == XDMA_TYPE_CDMA) { dma_cap_set(DMA_MEMCPY, xdev->common.cap_mask); xdev->common.device_prep_dma_memcpy = xilinx_cdma_prep_memcpy; + } else if (xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) { + xdev->common.device_prep_slave_sg = xilinx_mcdma_prep_slave_sg; } else { xdev->common.device_prep_interleaved_dma = xilinx_vdma_dma_prep_interleaved; @@ -2719,6 +3148,8 @@ static int xilinx_dma_probe(struct platform_device *pdev) dev_info(&pdev->dev, "Xilinx AXI DMA Engine Driver Probed!!\n"); else if (xdev->dma_config->dmatype == XDMA_TYPE_CDMA) dev_info(&pdev->dev, "Xilinx AXI CDMA Engine Driver Probed!!\n"); + else if (xdev->dma_config->dmatype == XDMA_TYPE_AXIMCDMA) + dev_info(&pdev->dev, "Xilinx AXI MCDMA Engine Driver Probed!!\n"); else dev_info(&pdev->dev, "Xilinx AXI VDMA Engine Driver Probed!!\n");