From patchwork Mon Apr 26 22:17:29 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vadim Pasternak X-Patchwork-Id: 12225093 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5557AC433B4 for ; Mon, 26 Apr 2021 22:18:29 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 26F0761159 for ; Mon, 26 Apr 2021 22:18:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234275AbhDZWTK (ORCPT ); Mon, 26 Apr 2021 18:19:10 -0400 Received: from mail-bn7nam10on2067.outbound.protection.outlook.com ([40.107.92.67]:63456 "EHLO NAM10-BN7-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S237344AbhDZWTJ (ORCPT ); Mon, 26 Apr 2021 18:19:09 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Nah3urDaoehjpab7M97wPU5cQvPS+c2gc/XfLPQFSC5qGbG0oS5zVZ+bCb/IDy2XIFhpXEysxPGE0Plc/xkiuiict/+/vE6usumw4TEihc+UHB5YA8VBfSAD2LNpo9KFPBd/dGZQfoXCYB6GvgbmUfsF3Gebnrz2I/dZ82GHRE/vipKVbXR0q2cYedG1eFkMM2Hqsuf7KZ7NO29p+WuPksv60D8vzXchGT5WexzSRmf1RSCPDWNWRJO7x3o/D0DIISrNp2uTEk9YoQVBgiTOOj953RTZQDWqdrXPrO3lC2RXjQwF8u+EL5B5B7vo9z35CJI+iKlxu34UJCR1PtKhBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nU6UVHEHYZRlGqlh+ElCuuRETDxuoRxG4wlYtyGBn6w=; b=Jbm67LXYTqNGm9j7qzJs9ZyO7y1ZM4YcmJsT4dA9zT0Sf780beCqjzLck2vHZsKmrxCtim6h1DMHmQmn1jkFSxT0AyMXLi8QhfVP6q6S/WfP7FBh7rrQA/Plo9ftmeAaWNGFNLV3NGsCGZw1JelQh2dpTuGBzy+ETIwpYGf669PHTqkncENnOLidymYeUulRx9JsStA9gI+8Ehg4ayVogvluDLQga6zIdW4LD/pBMu6a9lA5VPT4HgqX/1s/tEwYKGlj7gwDZFMkkR7BnV7QQtPp+0k30tYNv9xIVNFfkaQoDyczZGJvjhdqkgosK2Z8xC9zP/1aRtmxffV4If8Cqg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nU6UVHEHYZRlGqlh+ElCuuRETDxuoRxG4wlYtyGBn6w=; b=ghxGZmp2XDlUiq2UT/iHBjsiqpiziJBxLA6ADQDApEhmw+/n3hNXWPYJnXO8xNPSmnP+cbtrrR60mMcxBBIdm1TmEt28CLy0LQvcIcXLeg1FxG4OxeDrd2K5dA7pbvI9nTAoJ/dyWQwdVHQC2DNep75ks2l6xu5kBIkSyyAQfxDFSmL7N6DBYViW0SC7fuUycV39wcymvyxt8uwlJI2xm39M/hqA1Klv7Oz+24MNA0ZRyPGSqstcRSu/AqPRowP3m60RGtD+qmcssLsbukrRAUNFagh2FQjyjN7g69FIwZnxDfyHP9wb/8EhBwBKs45PL1Rtr8VLQQDFEtVT7mSvfg== Received: from DM5PR2001CA0020.namprd20.prod.outlook.com (2603:10b6:4:16::30) by DM6PR12MB4699.namprd12.prod.outlook.com (2603:10b6:5:36::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.21; Mon, 26 Apr 2021 22:18:26 +0000 Received: from DM6NAM11FT051.eop-nam11.prod.protection.outlook.com (2603:10b6:4:16:cafe::f1) by DM5PR2001CA0020.outlook.office365.com (2603:10b6:4:16::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.22 via Frontend Transport; Mon, 26 Apr 2021 22:18:26 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT051.mail.protection.outlook.com (10.13.172.243) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4065.21 via Frontend Transport; Mon, 26 Apr 2021 22:18:26 +0000 Received: from dev-r-vrt-156.mtr.labs.mlnx (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 26 Apr 2021 22:18:24 +0000 From: Vadim Pasternak To: , CC: , , "Vadim Pasternak" Subject: [PATCH hwmon-next v3 1/3] hwmon: (pmbus) Increase maximum number of phases per page Date: Tue, 27 Apr 2021 01:17:29 +0300 Message-ID: <20210426221731.1718613-2-vadimp@nvidia.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210426221731.1718613-1-vadimp@nvidia.com> References: <20210426221731.1718613-1-vadimp@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 6e7380c5-25e7-4750-35d9-08d909013698 X-MS-TrafficTypeDiagnostic: DM6PR12MB4699: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:538; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 92Pcb++kf7Jb9+WyZMatudz7ayTGfrT9jLPFUra1RSZi+NSPw0cHlP9yoHqLJIrJF9Td82ey4mdtAh5v5UaDe+DkCOeUqVlx4RhBvX2Z3FlbSK4BJxxSY6vYnqIFuWUrsfjbHgp1McleGd8s1RZmrBi4G4/m1kqN+cmP5AfDMRIj0LeKaiZejm9Ym9U8NWBdo8ty9hZ0yquW9ShQ/J7xHODr8d34dfDqsAb4cmPUudqsWSDFZykxbgAdyO0c9xq8UpgvQXaMKNiYqP2tVwFfge+dne1nDuu9Hn+VNwuhLXyur0Cqf90rKAKgROg6WQ6NLCWT7HVsGwa+gdE3aAJ2lEHuDb+NJV6YSc3EvVeLaWrVWoWXeFU7CFPOEGEYQyy6k5mzhew9cm1eCY4Oqg8FxnAM1os+6tmzdzhvy+fuXHN9CCWtRVWoOX21WjS7w+VK+s1hnM5n5fxIsoXzOHHgJUikSuuy1SEaNSWvCXdLzb5lzGZZKh0QYDmjba18xrpjfMgskpZkDCOVw6jXaguOss1lotfugzdMvxxV4QGVU9KsPD0DdN5iUqWBblOaJhfLu7CT5SlfeaJfMVucoMpwArxJ97B5FeydhK+hWV3OTnl9FHfmGlwLwCxq0X4gcNhrUZSm/GUy5dIcqeOtap4m0dtEc/PQFa4AxYTAjAEAYXE= X-Forefront-Antispam-Report: CIP:216.228.112.34;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:schybrid03.nvidia.com;CAT:NONE;SFS:(4636009)(39860400002)(376002)(136003)(346002)(396003)(46966006)(36840700001)(82740400003)(110136005)(47076005)(107886003)(54906003)(7636003)(4326008)(478600001)(1076003)(82310400003)(26005)(426003)(186003)(36860700001)(336012)(316002)(16526019)(36906005)(86362001)(2616005)(2906002)(70206006)(36756003)(70586007)(356005)(83380400001)(5660300002)(8936002)(4744005)(8676002);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Apr 2021 22:18:26.2789 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 6e7380c5-25e7-4750-35d9-08d909013698 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.112.34];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT051.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4699 Precedence: bulk List-ID: X-Mailing-List: linux-hwmon@vger.kernel.org Increase maximum number of phases from 8 to 10 to support multi-phase devices allowing up to 10 phases. Signed-off-by: Vadim Pasternak --- drivers/hwmon/pmbus/pmbus.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/hwmon/pmbus/pmbus.h b/drivers/hwmon/pmbus/pmbus.h index 4c30ec89f5bf..fd43873011a4 100644 --- a/drivers/hwmon/pmbus/pmbus.h +++ b/drivers/hwmon/pmbus/pmbus.h @@ -375,7 +375,7 @@ enum pmbus_sensor_classes { }; #define PMBUS_PAGES 32 /* Per PMBus specification */ -#define PMBUS_PHASES 8 /* Maximum number of phases per page */ +#define PMBUS_PHASES 10 /* Maximum number of phases per page */ /* Functionality bit mask */ #define PMBUS_HAVE_VIN BIT(0) From patchwork Mon Apr 26 22:17:30 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Vadim Pasternak X-Patchwork-Id: 12225095 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id ED55CC433ED for ; Mon, 26 Apr 2021 22:18:34 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CF7976135D for ; Mon, 26 Apr 2021 22:18:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232235AbhDZWTP (ORCPT ); Mon, 26 Apr 2021 18:19:15 -0400 Received: from mail-co1nam11on2087.outbound.protection.outlook.com ([40.107.220.87]:11146 "EHLO NAM11-CO1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S232062AbhDZWTO (ORCPT ); Mon, 26 Apr 2021 18:19:14 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=M8Ypm1Sp167doEGbKnnzGtWgUXkk6+cripv4RxOvTXmarD5Up+luxqfOnlU8U4iYJ/3PTaS0zrxcMhDRecH1dX8hSLX1A1rLabFP3XaWKe5fr1xJhEu7xvEsFRP6JEQbr6fHM0gyLXz/qNCWwZ7Q/Xn6RfyKzOg8qP2HVah5trL4khrXKmITgXni+A+iFT3O60z5D3xWCRIVLaIntXynyXWOeJILYKkRmGEi4QXwyUTFZegyPNBRgNEd7RGNyb/MA+g8WSuaezKILoZ1IJLdlkX39Xz7wpt2LRBoP0QfNLYcoU2x0qWeLRQ/aNiIjAYl5mghi/8FqX+rMxnoOpQ/Fw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6z7ewVc3H0R9ER1VNqvAf17PNu+NO3Cv36PcSBddXVk=; b=ZyoRgmbP410YHoiYEhpF+bqHMc0XxwfnvXgyYHSs5c1DEuVnLbCbEdlEodHewC4fcPIa4rd08tWW2bzJCaZGTltaQxtpF0OWhROxExvTJLHZWYhU2cEmWBJCD2087ydBn5mOfR0yy2/i8cwp8Yb/dzB+7seZXDqogsxcXVF1NiWWPQ2HU0XCShE+JpOKzTUJ+cDb3IB5wbLP8gcLawt0wuYNo+WVU0FXx6aBApfA2rsJRLCBbffklyB/W/thcThxALlyxmoPGi/6T/65wwKkfDmI3FH5Kav3gg+tPgyQncK1evicejc1H63qlUWs0usQfFLQXzrRN9jjvC6l0s7SvQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6z7ewVc3H0R9ER1VNqvAf17PNu+NO3Cv36PcSBddXVk=; b=JddyqzbpbLPqzH0EbOCzh4jYdEx8nuaDrM+i/lIFwOH2+su+X/ZzbQSk4grcuGiLHWPFd7KER+2ycOZqmnOQ1huEBq/DDjxntEWKL+oNmBJWlD1AKZjDdI6qkbxdm1uG/fY/pP9ZTwlQneXEx0eCL8Geanowes0/Af++cTGXM5iYFhtJqJcnk8p5JFEyG757dRJnAbKJpj6k2gQZd4zVngX70jBErajgBi0l028RVRsCPDCyqOMCEhxl3tfNTYQPTHqzredgsNU+MDD85ms/EtniGlk475OdPOrZ909CBFJhYyukZ+E/xgt8fAj5pQ4sOwgDPftLG5wPX2sKd+Kqyw== Received: from DM6PR13CA0028.namprd13.prod.outlook.com (2603:10b6:5:bc::41) by MN2PR12MB3374.namprd12.prod.outlook.com (2603:10b6:208:c9::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.23; Mon, 26 Apr 2021 22:18:29 +0000 Received: from DM6NAM11FT009.eop-nam11.prod.protection.outlook.com (2603:10b6:5:bc:cafe::81) by DM6PR13CA0028.outlook.office365.com (2603:10b6:5:bc::41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.16 via Frontend Transport; Mon, 26 Apr 2021 22:18:29 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT009.mail.protection.outlook.com (10.13.173.20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4065.21 via Frontend Transport; Mon, 26 Apr 2021 22:18:29 +0000 Received: from dev-r-vrt-156.mtr.labs.mlnx (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 26 Apr 2021 22:18:27 +0000 From: Vadim Pasternak To: , CC: , , "Vadim Pasternak" Subject: [PATCH hwmon-next v3 2/3] hwmon: (pmbus) Add support for MPS Multi-phase mp2888 controller Date: Tue, 27 Apr 2021 01:17:30 +0300 Message-ID: <20210426221731.1718613-3-vadimp@nvidia.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210426221731.1718613-1-vadimp@nvidia.com> References: <20210426221731.1718613-1-vadimp@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 00d6b061-08ee-465e-5f0f-08d909013831 X-MS-TrafficTypeDiagnostic: MN2PR12MB3374: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8882; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: THAb/uu/zegjXo9kapAUC4EM0Is6VXFe2EiAX6JnbBch1koIpf7aOCygtkfh28L9PILenQpHh0wKWPf4anm9xiYOqf4Evl05rKNBSdWJBPmepMwmIA11cyLmKsnZCouaEkxkhSLIQM8f+7FR1yImGxK80gXyA5XjPUUtHHjJQUcK4c05Vk1rgDICJNY3ySjbwp2ddyYjWNG929BVEX63vOwXLKZ4YvBlWue6Z0/DfkpLlIjyKCryvzwxgHeDpdYFx4W0HlUJ3KUwZ85bULOpW3AWDlkMHsj02hXEKwKDbyKTnJH/yrtNDsNq1ml7jOEZIxZ3W8Ba1CL/12aXu/+0jMXuqVh1dGZ2cOMRjsE7UkUv2m3qEPiFjAGKcJkOUyZLHpRfbeFvkHRZjyjNpIrpDJtpEit53x0XEHWCQkW0yQUy/KgcRKgJS4R8Ur0JQT83YQzMzZTJ4Y7Q6aZmSr/J1t9EXjEXzPb/XJg9uCj9TA7x/G0vWU03E186FFsCk6PMkEcknYKxYgH5eYwhQhdw/999osgFGq0x5yAQCa4HucYKRxdWL0R8gEApx+bfLbTndL+/S/9N5kqy8gUoDr7syVAg7CFhunBnbUytRTcsAPsOhNxZnqRY03PdtG7o0cUxuOTvhw3ED3PEAUTSd8VJuP01gTgqyV/1637FdF9ZEEA= X-Forefront-Antispam-Report: CIP:216.228.112.34;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:schybrid03.nvidia.com;CAT:NONE;SFS:(4636009)(396003)(376002)(346002)(39860400002)(136003)(36840700001)(46966006)(2906002)(36906005)(86362001)(36860700001)(7636003)(316002)(36756003)(356005)(1076003)(8936002)(8676002)(110136005)(54906003)(478600001)(82310400003)(4326008)(186003)(5660300002)(82740400003)(6666004)(26005)(2616005)(47076005)(107886003)(70206006)(16526019)(336012)(426003)(83380400001)(70586007)(30864003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Apr 2021 22:18:29.0463 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 00d6b061-08ee-465e-5f0f-08d909013831 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.112.34];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT009.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB3374 Precedence: bulk List-ID: X-Mailing-List: linux-hwmon@vger.kernel.org Add support for mp2888 device from Monolithic Power Systems, Inc. (MPS) vendor. This is a digital, multi-phase, pulse-width modulation controller. This device supports: - One power rail. - Programmable Multi-Phase up to 10 Phases. - PWM-VID Interface - One pages 0 for telemetry. - Programmable pins for PMBus Address. - Built-In EEPROM to Store Custom Configurations. - Can configured VOUT readout in direct or VID format and allows setting of different formats on rails 1 and 2. For VID the following protocols are available: VR13 mode with 5-mV DAC; VR13 mode with 10-mV DAC, IMVP9 mode with 5-mV DAC. Signed-off-by: Vadim Pasternak --- v2->v3 Comments pointed out by Guenter: - Fix precision for PMBUS_READ_VIN (it requires adding scale for PMBUS_VIN_OV_FAULT_LIMIT and PMBUS_VIN_UV_WARN_LIMIT. - Fix precision for PMBUS_READ_TEMPERATURE_1 (it requires adding scale for PMBUS_OT_WARN_LIMIT). - Use DIV_ROUND_CLOSEST_ULL for scaling PMBUS_READ_POUT, PMBUS_READ_PIN readouts. Notes and fixes from Vadim: - READ_IOUT in linear11 does not give write calculation (tested with external load), while in direct format readouts are correct. - Disable non-configured phases in mp2888_identify_multiphase(). v1->v2: Comments pointed out by Guenter: - Use standard access for getting PMBUS_OT_WARN_LIMIT, PMBUS_VIN_OV_FAULT_LIMIT, PMBUS_VIN_UV_WARN_LIMIT. - Use linear11 conversion for PMBUS_READ_VIN, PMBUS_READ_POUT, PMBUS_READ_PIN, PMBUS_READ_TEMPERATURE_1 and adjust coefficients. - Add reading phases current from the dedicated registers. - Add comment for not implemented or implemented not according to the spec registers, for which "ENXIO" code is returned. - Set PMBUS_HAVE_IOUT" statically. Notes from Vadim: - READ_IOUT uses direct format, so I did not adjust it like the below registers. --- Documentation/hwmon/mp2888.rst | 111 ++++++++++++ drivers/hwmon/pmbus/Kconfig | 9 + drivers/hwmon/pmbus/Makefile | 1 + drivers/hwmon/pmbus/mp2888.c | 387 +++++++++++++++++++++++++++++++++++++++++ 4 files changed, 508 insertions(+) create mode 100644 Documentation/hwmon/mp2888.rst create mode 100644 drivers/hwmon/pmbus/mp2888.c diff --git a/Documentation/hwmon/mp2888.rst b/Documentation/hwmon/mp2888.rst new file mode 100644 index 000000000000..7839a010642a --- /dev/null +++ b/Documentation/hwmon/mp2888.rst @@ -0,0 +1,111 @@ +.. SPDX-License-Identifier: GPL-2.0 + +Kernel driver mp2888 +==================== + +Supported chips: + + * MPS MP12254 + + Prefix: 'mp2888' + +Author: + + Vadim Pasternak + +Description +----------- + +This driver implements support for Monolithic Power Systems, Inc. (MPS) +vendor dual-loop, digital, multi-phase controller MP2888. + +This device: supports: + +- One power rail. +- Programmable Multi-Phase up to 10 Phases. +- PWM-VID Interface +- One pages 0 for telemetry. +- Programmable pins for PMBus Address. +- Built-In EEPROM to Store Custom Configurations. + +Device complaint with: + +- PMBus rev 1.3 interface. + +Device supports direct format for reading output current, output voltage, +input and output power and temperature. +Device supports linear format for reading input voltage and input power. + +The driver provides the next attributes for the current: + +- for current out input and maximum alarm; +- for phase current: input and label. + +The driver exports the following attributes via the 'sysfs' files, where: + +- 'n' is number of configured phases (from 1 to 10); +- index 1 for "iout"; +- indexes 2 ... 1 + n for phases. + +**curr1_alarm** + +**curr[1-{1+n}]_input** + +**curr[1-{1+n}]_label** + +The driver provides the next attributes for the voltage: + +- for voltage in: input, low and high critical thresholds, low and high + critical alarms; +- for voltage out: input and high alarm; + +The driver exports the following attributes via the 'sysfs' files, where + +**in1_crit** + +**in1_crit_alarm** + +**in1_input** + +**in1_label** + +**in1_min** + +**in1_min_alarm** + +**in2_alarm** + +**in2_input** + +**in2_label** + +The driver provides the next attributes for the power: + +- for power in alarm and input. +- for power out: cap, cap alarm an input. + +The driver exports the following attributes via the 'sysfs' files, where +- indexes 1 for "pin"; +- indexes 2 for "pout"; + +**power1_alarm** + +**power1_input** + +**power1_label** + +**power2_cap** + +**power2_cap_alarm** + +**power2_input** + +**power2_label** + +The driver provides the next attributes for the temperature: + +**temp1_input** + +**temp1_max** + +**temp1_max_alarm** diff --git a/drivers/hwmon/pmbus/Kconfig b/drivers/hwmon/pmbus/Kconfig index 32d2fc850621..a57571928b31 100644 --- a/drivers/hwmon/pmbus/Kconfig +++ b/drivers/hwmon/pmbus/Kconfig @@ -211,6 +211,15 @@ config SENSORS_MAX8688 This driver can also be built as a module. If so, the module will be called max8688. +config SENSORS_MP2888 + tristate "MPS MP2888" + help + If you say yes here you get hardware monitoring support for MPS + MP2888 Digital, Multi-Phase, Pulse-Width Modulation Controller. + + This driver can also be built as a module. If so, the module will + be called mp2888. + config SENSORS_MP2975 tristate "MPS MP2975" help diff --git a/drivers/hwmon/pmbus/Makefile b/drivers/hwmon/pmbus/Makefile index 6a4ba0fdc1db..a6d7352621ca 100644 --- a/drivers/hwmon/pmbus/Makefile +++ b/drivers/hwmon/pmbus/Makefile @@ -24,6 +24,7 @@ obj-$(CONFIG_SENSORS_MAX20751) += max20751.o obj-$(CONFIG_SENSORS_MAX31785) += max31785.o obj-$(CONFIG_SENSORS_MAX34440) += max34440.o obj-$(CONFIG_SENSORS_MAX8688) += max8688.o +obj-$(CONFIG_SENSORS_MP2888) += mp2888.o obj-$(CONFIG_SENSORS_MP2975) += mp2975.o obj-$(CONFIG_SENSORS_PM6764TR) += pm6764tr.o obj-$(CONFIG_SENSORS_PXE1610) += pxe1610.o diff --git a/drivers/hwmon/pmbus/mp2888.c b/drivers/hwmon/pmbus/mp2888.c new file mode 100644 index 000000000000..4b90f0e8cbd7 --- /dev/null +++ b/drivers/hwmon/pmbus/mp2888.c @@ -0,0 +1,387 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Hardware monitoring driver for MPS Multi-phase Digital VR Controllers + * + * Copyright (C) 2020 Nvidia Technologies Ltd. + */ + +#include +#include +#include +#include +#include +#include "pmbus.h" + +/* Vendor specific registers. */ +#define MP2888_MFR_SYS_CONFIG 0x44 +#define MP2888_MFR_READ_CS1_2 0x73 +#define MP2888_MFR_READ_CS3_4 0x74 +#define MP2888_MFR_READ_CS5_6 0x75 +#define MP2888_MFR_READ_CS7_8 0x76 +#define MP2888_MFR_READ_CS9_10 0x77 +#define MP2888_MFR_VR_CONFIG1 0xe1 + +#define MP2888_TOTAL_CURRENT_RESOLUTION BIT(3) +#define MP2888_PHASE_CURRENT_RESOLUTION BIT(4) +#define MP2888_DRMOS_KCS GENMASK(2, 0) +#define MP2888_VIN_LIMIT_UNIT 8 +#define MP2888_TEMP_UNIT 10 +#define MP2888_VIN_MANTISSA 32 +#define MP2888_MAX_PHASE 10 + +struct mp2888_data { + struct pmbus_driver_info info; + int total_curr_resolution; + int phase_curr_resolution; + int curr_sense_gain; +}; + +#define to_mp2888_data(x) container_of(x, struct mp2888_data, info) + +static int mp2888_read_byte_data(struct i2c_client *client, int page, int reg) +{ + switch (reg) { + case PMBUS_VOUT_MODE: + /* Enforce VOUT direct format. */ + return PB_VOUT_MODE_DIRECT; + default: + return -ENODATA; + } +} + +/* Convert linear sensor values to milli- or micro-units depending on sensor type. */ +static s64 mp2888_reg2data_linear11(int data, enum pmbus_sensor_classes class) +{ + s16 exponent; + s32 mantissa; + s64 val; + + exponent = ((s16)data) >> 11; + mantissa = ((s16)((data & 0x7ff) << 5)) >> 5; + val = mantissa; + + /* Scale result to micro-units for power sensors. */ + if (class == PSC_POWER) + val = val * 1000LL; + + if (exponent >= 0) + val <<= exponent; + else + val >>= -exponent; + + return val; +} + +static int +mp2888_current_sense_gain_and_resolution_get(struct i2c_client *client, struct mp2888_data *data) +{ + int ret; + + /* + * Obtain DrMOS current sense gain of power stage from the register + * , bits 0-2. The value is selected as below: + * 00b - 5µA/A, 01b - 8.5µA/A, 10b - 9.7µA/A, 11b - 10µA/A. Other + * values are reserved. + */ + ret = i2c_smbus_read_word_data(client, MP2888_MFR_SYS_CONFIG); + if (ret < 0) + return ret; + + switch (ret & MP2888_DRMOS_KCS) { + case 0: + data->curr_sense_gain = 85; + break; + case 1: + data->curr_sense_gain = 97; + break; + case 2: + data->curr_sense_gain = 100; + break; + case 3: + data->curr_sense_gain = 50; + break; + default: + return -EINVAL; + } + + /* + * Obtain resolution selector for total and phase current report and protection. + * 0: original resolution; 1: half resolution (in such case phase current value should + * be doubled. + */ + data->total_curr_resolution = (ret & MP2888_TOTAL_CURRENT_RESOLUTION) >> 3; + data->phase_curr_resolution = (ret & MP2888_PHASE_CURRENT_RESOLUTION) >> 4; + + return 0; +} + +static int +mp2888_read_phase(struct i2c_client *client, struct mp2888_data *data, int page, int phase, u8 reg) +{ + int ret; + + ret = pmbus_read_word_data(client, page, phase, reg); + if (ret < 0) + return ret; + + if (!((phase + 1) % 2)) + ret >>= 8; + ret &= 0xff; + + /* + * Output value is calculated as: (READ_CSx / 80 – 1.23) / (Kcs * Rcs) + * where: + * - Kcs is the DrMOS current sense gain of power stage, which is obtained from the + * register MP2888_MFR_VR_CONFIG1, bits 13-12 with the following selection of DrMOS + * (data->curr_sense_gain): + * 00b - 5µA/A, 01b - 8.5µA/A, 10b - 9.7µA/A, 11b - 10µA/A. + * - Rcs is the internal phase current sense resistor. This parameter depends on hardware + * assembly. By default it is set to 1kΩ. In case of different assembly, user should + * scale this parameter by dividing it by Rcs. + * If phase current resolution bit is set to 1, READ_CSx value should be doubled. + * Note, that current phase sensing, providing by the device is not accurate. This is + * because sampling of current occurrence of bit weight has a big deviation, especially for + * light load. + */ + if (data->phase_curr_resolution) + ret *= 2; + return DIV_ROUND_CLOSEST(ret * 100 - 9800, data->curr_sense_gain); +} + +static int +mp2888_read_phases(struct i2c_client *client, struct mp2888_data *data, int page, int phase) +{ + int ret; + + switch (phase) { + case 0 ... 1: + ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS1_2); + break; + case 2 ... 3: + ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS3_4); + break; + case 4 ... 5: + ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS5_6); + break; + case 6 ... 7: + ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS7_8); + break; + case 8 ... 9: + ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS9_10); + break; + default: + return -ENODATA; + } + return ret; +} + +static int mp2888_read_word_data(struct i2c_client *client, int page, int phase, int reg) +{ + const struct pmbus_driver_info *info = pmbus_get_driver_info(client); + struct mp2888_data *data = to_mp2888_data(info); + s64 val; + int ret; + + switch (reg) { + case PMBUS_READ_VIN: + ret = pmbus_read_word_data(client, page, phase, reg); + if (ret <= 0) + return ret; + + /* + * READ_VIN register has unused bits 15:10 with fixed value 111011b. Clear these + * bits and scale with coefficient 0.03125 by using mantissa 32. + */ + ret = (ret & GENMASK(9, 0)); + break; + case PMBUS_VIN_OV_FAULT_LIMIT: + case PMBUS_VIN_UV_WARN_LIMIT: + ret = pmbus_read_word_data(client, page, phase, reg); + if (ret <= 0) + return ret; + + val = mp2888_reg2data_linear11(ret, PSC_VOLTAGE_IN); + ret = val * MP2888_VIN_MANTISSA; + break; + case PMBUS_OT_WARN_LIMIT: + ret = pmbus_read_word_data(client, page, phase, reg); + if (ret < 0) + return ret; + ret *= MP2888_TEMP_UNIT; + break; + case PMBUS_READ_IOUT: + if (phase != 0xff) + return mp2888_read_phases(client, data, page, phase); + + ret = pmbus_read_word_data(client, page, phase, reg); + if (ret < 0) + return ret; + /* + * READ_IOUT register has unused bits 15:12 with fixed value 1110b. Clear these + * bits and scale with total current resolution. Data is provided in direct format. + */ + ret &= GENMASK(11, 0); + ret = data->total_curr_resolution ? DIV_ROUND_CLOSEST(ret, 2) : + DIV_ROUND_CLOSEST(ret, 4); + break; + case PMBUS_READ_POUT: + case PMBUS_READ_PIN: + ret = pmbus_read_word_data(client, page, phase, reg); + if (ret < 0) + return ret; + val = mp2888_reg2data_linear11(ret, PSC_POWER); + ret = data->total_curr_resolution ? val : DIV_ROUND_CLOSEST_ULL(val, 2); + break; + /* + * The below registers are not implemented by device or implemented not according to the + * spec. Skip all of them to avoid exposing non-relevant inputs to sysfs. + */ + case PMBUS_OT_FAULT_LIMIT: + case PMBUS_UT_WARN_LIMIT: + case PMBUS_UT_FAULT_LIMIT: + case PMBUS_VIN_UV_FAULT_LIMIT: + case PMBUS_VOUT_UV_WARN_LIMIT: + case PMBUS_VOUT_OV_WARN_LIMIT: + case PMBUS_VOUT_UV_FAULT_LIMIT: + case PMBUS_VOUT_OV_FAULT_LIMIT: + case PMBUS_VIN_OV_WARN_LIMIT: + case PMBUS_IOUT_OC_LV_FAULT_LIMIT: + case PMBUS_IOUT_OC_WARN_LIMIT: + case PMBUS_IOUT_OC_FAULT_LIMIT: + case PMBUS_IOUT_UC_FAULT_LIMIT: + case PMBUS_POUT_OP_FAULT_LIMIT: + case PMBUS_POUT_OP_WARN_LIMIT: + case PMBUS_PIN_OP_WARN_LIMIT: + case PMBUS_MFR_VIN_MIN: + case PMBUS_MFR_VIN_MAX: + case PMBUS_MFR_VOUT_MAX: + case PMBUS_MFR_IIN_MAX: + case PMBUS_MFR_IOUT_MAX: + case PMBUS_MFR_PIN_MAX: + case PMBUS_MFR_POUT_MAX: + case PMBUS_MFR_MAX_TEMP_1: + return -ENXIO; + default: + return -ENODATA; + } + + return ret; +} + +static int +mp2888_identify_multiphase(struct i2c_client *client, struct mp2888_data *data, + struct pmbus_driver_info *info) +{ + int i, ret; + + ret = i2c_smbus_write_byte_data(client, PMBUS_PAGE, 0); + if (ret < 0) + return ret; + + /* Identify multiphase number - could be from 1 to 10. */ + ret = i2c_smbus_read_word_data(client, MP2888_MFR_VR_CONFIG1); + if (ret <= 0) + return ret; + + info->phases[0] = ret & GENMASK(3, 0); + + /* + * The device provides a total of 10 PWM pins, and can be configured to different phase + * count applications for rail. + */ + if (info->phases[0] > MP2888_MAX_PHASE) + return -EINVAL; + + /* Disable non-configured phases. */ + for (i = info->phases[0]; i < MP2888_MAX_PHASE; i++) + info->pfunc[i] = 0; + + return 0; +} + +static struct pmbus_driver_info mp2888_info = { + .pages = 1, + .format[PSC_VOLTAGE_IN] = direct, + .format[PSC_VOLTAGE_OUT] = direct, + .format[PSC_TEMPERATURE] = direct, + .format[PSC_CURRENT_IN] = linear, + .format[PSC_CURRENT_OUT] = direct, + .format[PSC_POWER] = direct, + .m[PSC_VOLTAGE_IN] = MP2888_VIN_MANTISSA, + .m[PSC_TEMPERATURE] = 1, + .R[PSC_TEMPERATURE] = 1, + .m[PSC_VOLTAGE_OUT] = 1, + .R[PSC_VOLTAGE_OUT] = 3, + .m[PSC_CURRENT_OUT] = 1, + .m[PSC_POWER] = 1, + .func[0] = PMBUS_HAVE_VIN | PMBUS_HAVE_VOUT | PMBUS_HAVE_STATUS_VOUT | PMBUS_HAVE_IOUT | + PMBUS_HAVE_STATUS_IOUT | PMBUS_HAVE_TEMP | PMBUS_HAVE_STATUS_TEMP | + PMBUS_HAVE_POUT | PMBUS_HAVE_PIN | PMBUS_HAVE_STATUS_INPUT | + PMBUS_PHASE_VIRTUAL, + .pfunc[0] = PMBUS_HAVE_IOUT, + .pfunc[1] = PMBUS_HAVE_IOUT, + .pfunc[2] = PMBUS_HAVE_IOUT, + .pfunc[3] = PMBUS_HAVE_IOUT, + .pfunc[4] = PMBUS_HAVE_IOUT, + .pfunc[5] = PMBUS_HAVE_IOUT, + .pfunc[6] = PMBUS_HAVE_IOUT, + .pfunc[7] = PMBUS_HAVE_IOUT, + .pfunc[8] = PMBUS_HAVE_IOUT, + .pfunc[9] = PMBUS_HAVE_IOUT, + .read_byte_data = mp2888_read_byte_data, + .read_word_data = mp2888_read_word_data, +}; + +static int mp2888_probe(struct i2c_client *client) +{ + struct pmbus_driver_info *info; + struct mp2888_data *data; + int ret; + + data = devm_kzalloc(&client->dev, sizeof(struct mp2888_data), GFP_KERNEL); + if (!data) + return -ENOMEM; + + memcpy(&data->info, &mp2888_info, sizeof(*info)); + info = &data->info; + + /* Identify multiphase configuration. */ + ret = mp2888_identify_multiphase(client, data, info); + if (ret) + return ret; + + /* Obtain current sense gain of power stage and current resolution. */ + ret = mp2888_current_sense_gain_and_resolution_get(client, data); + if (ret) + return ret; + + return pmbus_do_probe(client, info); +} + +static const struct i2c_device_id mp2888_id[] = { + {"mp2888", 0}, + {} +}; + +MODULE_DEVICE_TABLE(i2c, mp2888_id); + +static const struct of_device_id __maybe_unused mp2888_of_match[] = { + {.compatible = "mps,mp2888"}, + {} +}; +MODULE_DEVICE_TABLE(of, mp2888_of_match); + +static struct i2c_driver mp2888_driver = { + .driver = { + .name = "mp2888", + .of_match_table = of_match_ptr(mp2888_of_match), + }, + .probe_new = mp2888_probe, + .id_table = mp2888_id, +}; + +module_i2c_driver(mp2888_driver); + +MODULE_AUTHOR("Vadim Pasternak "); +MODULE_DESCRIPTION("PMBus driver for MPS MP2888 device"); +MODULE_LICENSE("GPL"); From patchwork Mon Apr 26 22:17:31 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vadim Pasternak X-Patchwork-Id: 12225097 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C4395C43460 for ; Mon, 26 Apr 2021 22:18:35 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 9B2D16135D for ; Mon, 26 Apr 2021 22:18:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233257AbhDZWTR (ORCPT ); Mon, 26 Apr 2021 18:19:17 -0400 Received: from mail-dm6nam12on2048.outbound.protection.outlook.com ([40.107.243.48]:28603 "EHLO NAM12-DM6-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S237304AbhDZWTQ (ORCPT ); Mon, 26 Apr 2021 18:19:16 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZVEGIMmZ61ZVjcNFuDE55+5N3oJoyWRQ4SyXpEuO2osyUK5fKHh++5tC+xqzaNRlviDUAMmOdnauscshskWtJr226gXOS76AK4YD0ZbMIyybmebDmwJ2IMcilb6yoR9DP17quM6vdh61KdI/alc4okZKUrZ6wX6kP8+tlbeH4wqDPst2/8TxrlwUUmTLVejKijkAmmeOd8IuRhY3aMy8Xza8UAT6MsPco5US2uh9ytdi/6R58F6w2fvt4vXzvMYNUHM4Pa6vFYamFfrWPHXShS6d9Zkenk3+vzscnColsjVyDGacCrsXvH5vyIz7SThGzp9OjC3ddDcwDZ0Xyir72w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0aE7IM7iYKt/W+SKrgxBrHNiE4sXG7cvlarVT7b+AP8=; b=Of8LDbfmOKMO+IMwt+XeHs43re40oP1XfemkOtEfRSg2wPWwWDYVAAqtRcXbX5gIaGMrQacz4uafSYn3xYbD8QykYqMLJZdYabI+gITh/2/uypD9r+keURa7psTuXlXF3ovHKaWHjQYVF1+u79r3rHiScv+3PojbOnsm25mQKlPjKB221nwhz+kDoUoRpZSmL9iuzi4OInzjca9+4xIxbF9s8Wc1RlkzPXbR/zw0WFfx6ntIZ13Qtaxk624CDLmFrgypTFgBZL8alNnt7f+vOvP49KnvZ1ZsFPeEeHXqRVZ3bxc41nsch40fLjyP7NGaPedTXcSzucqccvta8aLrQA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0aE7IM7iYKt/W+SKrgxBrHNiE4sXG7cvlarVT7b+AP8=; b=q6d7Bf87wdJAmyu7MjW5crDg9fOSCbnRsHBvjx2vvLMkreflVLg27o+SLoa0XYgzvhoJO2ncELhPA8lQaqc4/MLp0y8dW9EnZdxh/WdSQDQa1kxxgQ66m3FoS6tAOKhKOQruRwf+lV53xoelP/c7NitInAVjfDm7i5hDHhYIqtV8nycdzH9GopeoTZ0KnZQMoOcUfrw0126lo656TVs6JfvjwZ8Toeh/UgVTQKg5m3BrVoIzSzqiFdXW9dz57aZx4bEQSJv2invqjBivPfyMFt5BKYYRUZNeKA3fOfj/KHkVIIl9hotXuvs1IvwwKWi1f/0Ggi3490U3+eTYLt5H1w== Received: from DM6PR13CA0036.namprd13.prod.outlook.com (2603:10b6:5:bc::49) by MN2PR12MB3054.namprd12.prod.outlook.com (2603:10b6:208:d1::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.24; Mon, 26 Apr 2021 22:18:32 +0000 Received: from DM6NAM11FT009.eop-nam11.prod.protection.outlook.com (2603:10b6:5:bc:cafe::84) by DM6PR13CA0036.outlook.office365.com (2603:10b6:5:bc::49) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.16 via Frontend Transport; Mon, 26 Apr 2021 22:18:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT009.mail.protection.outlook.com (10.13.173.20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4065.21 via Frontend Transport; Mon, 26 Apr 2021 22:18:32 +0000 Received: from dev-r-vrt-156.mtr.labs.mlnx (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 26 Apr 2021 22:18:29 +0000 From: Vadim Pasternak To: , CC: , , "Vadim Pasternak" Subject: [PATCH hwmon-next v3 3/3] dt-bindings: Add MP2888 voltage regulator device Date: Tue, 27 Apr 2021 01:17:31 +0300 Message-ID: <20210426221731.1718613-4-vadimp@nvidia.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210426221731.1718613-1-vadimp@nvidia.com> References: <20210426221731.1718613-1-vadimp@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f9935b18-0857-4147-60e0-08d9090139fe X-MS-TrafficTypeDiagnostic: MN2PR12MB3054: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:296; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ixyOtFiFBXFv4pnUVvmfftWsiApMPNPaOg3u/1F4BER7O5AfvkCjzWeJFr5pz4II1wco8zk1Bv00MxIfktcyrqA1gWf/8Ad2BcCwvQJwINGRmwNC3kMNfo+QD19mCBOUXRuYWBpvKpYT70gmJn18v/f0koKLwCzoNMI+rkdorRZC1beiZnTPoLxqZBA7O79pkoWIItmNicpGxG2glzi8FXi7mjC2YtUzIjx7Cbx348VRnbJzU1JFGliz0SgDgVOVvS7PwdE5SdqyvuHXfjeO6D/nAcrSYkgBFKtswAmb0SW4D3seHm3pHMLEBTuBh3Hwlk/9VK04c2r2JDE/j04ZhDx4pWewcVKN2guc8kek9kVSjcVI0Ad690LBVT05YrbsJz/IGYpi6A1Dzm2grOmV+xNXB23ZFDOkG8GsIqK911gAFx3gp6/Fr0/nO3mBVv7lL+kDkRBndGNuJyV0AFttrt7cKBV4qd2PV977ff+X92D67egxNOMzXKwBZypFGhuPSKYr6h94T9uMCb2eMDY51RIyoEKIgxoaxyaxEdMjJ1A7KhNR3NGQHErRdj3icD1pbvB+Wpr7cASk4CW3AaeyuyH8BA8A/EraMaNTvpE7dGh92sB2Q3QXkCTNAuyW0KNLT9ocA3FiHWqFP67m3HF64tLhpX214SIU9oSnkjgSP6k= X-Forefront-Antispam-Report: CIP:216.228.112.34;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:schybrid03.nvidia.com;CAT:NONE;SFS:(4636009)(39860400002)(376002)(136003)(396003)(346002)(46966006)(36840700001)(7636003)(2906002)(478600001)(70586007)(4744005)(356005)(1076003)(16526019)(186003)(26005)(107886003)(426003)(110136005)(54906003)(36756003)(6666004)(36906005)(82740400003)(316002)(336012)(5660300002)(2616005)(8936002)(8676002)(70206006)(47076005)(82310400003)(86362001)(36860700001)(4326008);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Apr 2021 22:18:32.1066 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f9935b18-0857-4147-60e0-08d9090139fe X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.112.34];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT009.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB3054 Precedence: bulk List-ID: X-Mailing-List: linux-hwmon@vger.kernel.org Monolithic Power Systems, Inc. (MPS) dual-loop, digital, multi-phase controller. Signed-off-by: Vadim Pasternak Acked-by: Rob Herring --- Documentation/devicetree/bindings/trivial-devices.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/trivial-devices.yaml b/Documentation/devicetree/bindings/trivial-devices.yaml index a327130d1faa..4f6d149bfb3f 100644 --- a/Documentation/devicetree/bindings/trivial-devices.yaml +++ b/Documentation/devicetree/bindings/trivial-devices.yaml @@ -98,6 +98,8 @@ properties: - fsl,mpl3115 # MPR121: Proximity Capacitive Touch Sensor Controller - fsl,mpr121 + # Monolithic Power Systems Inc. multi-phase controller mp2888 + - mps,mp2888 # Monolithic Power Systems Inc. multi-phase controller mp2975 - mps,mp2975 # G751: Digital Temperature Sensor and Thermal Watchdog with Two-Wire Interface