From patchwork Fri Sep 3 17:08:42 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sireesh Kodali X-Patchwork-Id: 12474799 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9DC16C4332F for ; Fri, 3 Sep 2021 17:09:15 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 892C9610F7 for ; Fri, 3 Sep 2021 17:09:15 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350064AbhICRKO (ORCPT ); Fri, 3 Sep 2021 13:10:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47584 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1350052AbhICRKN (ORCPT ); Fri, 3 Sep 2021 13:10:13 -0400 Received: from mail-pf1-x42a.google.com (mail-pf1-x42a.google.com [IPv6:2607:f8b0:4864:20::42a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E6240C061757; Fri, 3 Sep 2021 10:09:13 -0700 (PDT) Received: by mail-pf1-x42a.google.com with SMTP id 18so6389pfh.9; Fri, 03 Sep 2021 10:09:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=I/HakU/xQi0Td8dZebodYGzBlv2Woc251Vz2DFo4gw0=; b=R0szjMUgdcaZC1u5B5l1wheNMw75oYaa8aQM3RQvVxuWKCeji/V89NkHW4Hf9sE81K Y4xCOx0cxYaR1Q6zsZ0tz473ii8act3nCj88Fl5uIELWYNQc+rWU4yRJYGvMGaElEAve 7d2aPrcxshfCydxwTKgtIRGGyWGWshD7gsUUKRc3Cu2i/0e+l+JLMAz5YQSUUSnk6K12 FU9XDegTQ5OXy5KopfK/AiuDuuPB7v1STfwMEeF3+wWrwRsuiFJpt+imT3H71UV94xPu nXL+17GEYjQB1VU4EYyLg+ITFGXQxMavHxhiv7EYKSbptLKFeCJEu2mj4h5sBcJmPKbG gusA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=I/HakU/xQi0Td8dZebodYGzBlv2Woc251Vz2DFo4gw0=; b=S0FWlAkURNzh99NaYTOeIiKRjUNJxNRaRs3nKGCXRRSgrf3fiL1/M8avwTpAjg3km/ ND9scR5hwOYlAQznxn9hWHwqgFHxF4HJdH/pAMqW6lYwUlEUDrtWCt1fkKTNP1gBAtGa ydg25NlyFNFhBWoqbHIIeatNuD2g+8FuWKvsgaXX9hWnDcrFjjXZmYo9YoKcX3LD00+a s1OGKvkQTHgwvpTGJU16USi9h1rmNm0TUCBZc6xfB2zgY9gaXWcgWysVqty+SUK1yxMH yVaplI6lbHa/XmEae5HxQClP+QICA0CGZx44Gj8lqwfjGGpSUQDq1q5ss5Su84N/FyXe Y4DA== X-Gm-Message-State: AOAM5316xBmHL2aqWl6X8nG5JeZZkIehBBJhpWebnRtZrj1Jo0Qig/NG 4gCWPsF3ew00LbuV/M7kXp/P18sq3PXv7mQZ X-Google-Smtp-Source: ABdhPJwIPT/yqSso0VyHNAgKuWvtrktY8i6wrUfZxtuUdW1xOtXlZ5N3g4qva1pp4kWi7FVHiB0LNQ== X-Received: by 2002:a62:65c7:0:b029:3c3:4eff:1b26 with SMTP id z190-20020a6265c70000b02903c34eff1b26mr4166742pfb.48.1630688953260; Fri, 03 Sep 2021 10:09:13 -0700 (PDT) Received: from skynet-linux.local ([122.171.5.147]) by smtp.googlemail.com with ESMTPSA id 130sm5905361pfy.175.2021.09.03.10.09.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Sep 2021 10:09:12 -0700 (PDT) From: Sireesh Kodali To: phone-devel@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: Sireesh Kodali , Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Rob Herring , Krishna Manikandan , freedreno@lists.freedesktop.org (open list:DRM DRIVER FOR MSM ADRENO GPU), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v2 1/3] dt-bindings: msm: dsi: Add MSM8953 dsi phy Date: Fri, 3 Sep 2021 22:38:42 +0530 Message-Id: <20210903170844.35694-2-sireeshkodali1@gmail.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20210903170844.35694-1-sireeshkodali1@gmail.com> References: <20210903170844.35694-1-sireeshkodali1@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org SoCs based on the MSM8953 platform use the 14nm DSI PHY driver Signed-off-by: Sireesh Kodali --- Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml index 72a00cce0147..d2cb19cf71d6 100644 --- a/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml +++ b/Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml @@ -17,6 +17,8 @@ properties: oneOf: - const: qcom,dsi-phy-14nm - const: qcom,dsi-phy-14nm-660 + - const: qcom,dsi-phy-14nm-8953 + reg: items: From patchwork Fri Sep 3 17:08:43 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sireesh Kodali X-Patchwork-Id: 12474801 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 64010C433EF for ; Fri, 3 Sep 2021 17:09:33 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 42D4D610D2 for ; Fri, 3 Sep 2021 17:09:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350225AbhICRKc (ORCPT ); Fri, 3 Sep 2021 13:10:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47652 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1350238AbhICRK3 (ORCPT ); Fri, 3 Sep 2021 13:10:29 -0400 Received: from mail-pf1-x433.google.com (mail-pf1-x433.google.com [IPv6:2607:f8b0:4864:20::433]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B8188C061760; Fri, 3 Sep 2021 10:09:28 -0700 (PDT) Received: by mail-pf1-x433.google.com with SMTP id v123so4746144pfb.11; Fri, 03 Sep 2021 10:09:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=oML9T4hNm8T0JbKhVIBMBwI7KEbiqjIJg/n4n2ZhuRU=; b=hprSMkscOds52ztZ0BN1ncqwRrMGErH4qUBwiBSGlOxjVqx/rLSVp+NTIbG9FxMkyA uEUKcOlUE2bBlIKnUckrrIDt861OR+pc3cJKAtAobVUIQDYaLRo8L/0SMaNcUPIlxrVo jpTDplN8FwdiUYy3eeOfR+s8TS//2Arsea/rY8Zx0XecOEz9xvYvfKHKYIs9UerkARnx rFbgDTKO/DoqsUvPokQmx8T1U9oaRWAM2mW2y1ctXFYzUd3+tyxZ7pYcZGq7u1agNY+J xYd3+Tn0QgcQs8jdC9MCogCZ10hT0iPX8ECgx6oqBUPc33HQXQGQCaYFCOtQXA1mWP4i RIVQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=oML9T4hNm8T0JbKhVIBMBwI7KEbiqjIJg/n4n2ZhuRU=; b=ZS/MX9Pl/DWNsy0J17cqBvhdEWB8N6C4JwDscdu3bZwtzLIlTPhEnxDjKr+/V+AToY vF0lXudiXHW4YjVoJMWkmBoKO18azmpsLyPqeW5QKdYvUr7FVewa70ycKo7mc3/kMVd4 nejrLFm6iZOMJG38yqjjpE6IeGNQ7h98RIhi/wLrqDHjwIIiUL4nYIvh3HTyemwBZPPq H4yDHWMm7T6i9OztONwlIv7a2D9AFMv0swZQEHdI4yQMC6lgPjDi0tzeMi5Hfw89eLg3 dttcCqMPF2LO+kpW9Gd7PFABlLHnQtNWtpy1/9Iik16cMd9O1/ezBII8jG6ztuV9ahu2 0WoA== X-Gm-Message-State: AOAM530sga9+HwdGva1MYh+Rnp05uvyLtIDqvIX+zmZ6CzafQKzWeaLm XLf3mfDiYesYdJxEfo2Zp2Nz3xaj+oW+yhXw X-Google-Smtp-Source: ABdhPJzffmEzGJBQOIV01Wm1saidXbtMvwXfO7+MxwVKmd6kYopuUGSM5lHgrgqvCPH66IrCl7Sa0w== X-Received: by 2002:a63:b707:: with SMTP id t7mr57341pgf.460.1630688967994; Fri, 03 Sep 2021 10:09:27 -0700 (PDT) Received: from skynet-linux.local ([122.171.5.147]) by smtp.googlemail.com with ESMTPSA id 130sm5905361pfy.175.2021.09.03.10.09.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Sep 2021 10:09:27 -0700 (PDT) From: Sireesh Kodali To: phone-devel@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: Vladimir Lypak , Dmitry Baryshkov , Sireesh Kodali , Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Abhinav Kumar , Jonathan Marek , Rajeev Nandan , freedreno@lists.freedesktop.org (open list:DRM DRIVER FOR MSM ADRENO GPU), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v2 2/3] drm/msm/dsi: Add phy configuration for MSM8953 Date: Fri, 3 Sep 2021 22:38:43 +0530 Message-Id: <20210903170844.35694-3-sireeshkodali1@gmail.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20210903170844.35694-1-sireeshkodali1@gmail.com> References: <20210903170844.35694-1-sireeshkodali1@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Vladimir Lypak Add phy configuration for 14nm dsi phy found on MSM8953 SoC. Only difference from existing configurations are io_start addresses. Signed-off-by: Vladimir Lypak Reviewed-by: Dmitry Baryshkov Signed-off-by: Sireesh Kodali --- drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 ++ drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c | 21 +++++++++++++++++++++ 3 files changed, 24 insertions(+) diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c index 8c65ef6968ca..9842e04b5858 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c @@ -627,6 +627,8 @@ static const struct of_device_id dsi_phy_dt_match[] = { .data = &dsi_phy_14nm_cfgs }, { .compatible = "qcom,dsi-phy-14nm-660", .data = &dsi_phy_14nm_660_cfgs }, + { .compatible = "qcom,dsi-phy-14nm-8953", + .data = &dsi_phy_14nm_8953_cfgs }, #endif #ifdef CONFIG_DRM_MSM_DSI_10NM_PHY { .compatible = "qcom,dsi-phy-10nm", diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h index b91303ada74f..4c8257581bfc 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h @@ -48,6 +48,7 @@ extern const struct msm_dsi_phy_cfg dsi_phy_20nm_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_28nm_8960_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_14nm_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_14nm_660_cfgs; +extern const struct msm_dsi_phy_cfg dsi_phy_14nm_8953_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_10nm_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_10nm_8998_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_7nm_cfgs; diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c index d13552b2213b..9a6b1f0cbbaf 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c @@ -1065,3 +1065,24 @@ const struct msm_dsi_phy_cfg dsi_phy_14nm_660_cfgs = { .io_start = { 0xc994400, 0xc996000 }, .num_dsi_phy = 2, }; + +const struct msm_dsi_phy_cfg dsi_phy_14nm_8953_cfgs = { + .has_phy_lane = true, + .reg_cfg = { + .num = 1, + .regs = { + {"vcca", 17000, 32}, + }, + }, + .ops = { + .enable = dsi_14nm_phy_enable, + .disable = dsi_14nm_phy_disable, + .pll_init = dsi_pll_14nm_init, + .save_pll_state = dsi_14nm_pll_save_state, + .restore_pll_state = dsi_14nm_pll_restore_state, + }, + .min_pll_rate = VCO_MIN_RATE, + .max_pll_rate = VCO_MAX_RATE, + .io_start = { 0x1a94400, 0x1a96400 }, + .num_dsi_phy = 2, +}; From patchwork Sat Sep 4 00:39:17 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sireesh Kodali X-Patchwork-Id: 12475325 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1912DC433FE for ; Sat, 4 Sep 2021 00:40:03 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id EADD660FD7 for ; Sat, 4 Sep 2021 00:40:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350398AbhIDAlC (ORCPT ); Fri, 3 Sep 2021 20:41:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37352 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241254AbhIDAlC (ORCPT ); Fri, 3 Sep 2021 20:41:02 -0400 Received: from mail-pl1-x62b.google.com (mail-pl1-x62b.google.com [IPv6:2607:f8b0:4864:20::62b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 99EE0C061575; Fri, 3 Sep 2021 17:40:01 -0700 (PDT) Received: by mail-pl1-x62b.google.com with SMTP id v1so494910plo.10; Fri, 03 Sep 2021 17:40:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=FI6R42Oo7MX5/xkTwAAMjl52Mc/0wUr0Fx+yPEL+Ji4=; b=P9p3I1iFOOqZHomjJ9vNMefUT3hZPzD+F1bNrOIYlplXPkvXNDcsEoyzTJIVAmJ35Y 0rkjEw3jIJ562VBGidsZBdYFLb+XXXwWHfP4361rOcoFkfXJlccu6Oa3StlZZpt8UB3p RMeJs65RYXCbGcJ9FCY+9HyR8PojZBDka55C1UZ9rYWMF3GUYyXqiBqOFxjLDEwwr1Pt s85jHd6VurdxdjV9hbU5CoLvTBeJI79gIHfkKkC9t7c8rptQ4B/9hqjUJgLc0CkQ7nQY IYyLlGH5GENe7taBtOG5A0IXy2YH8nbyCN6a+STlteI8sxyU1mv5PnWuHxgGuCtiClCx gtgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=FI6R42Oo7MX5/xkTwAAMjl52Mc/0wUr0Fx+yPEL+Ji4=; b=W3YZh9KB2GsQ4JIwhnvEM8sk2q0m8q5Nb0qLPGERgq9AjvlnDa6IZ5mwzoC2MqiZIb 569Tn9FsFPsRyzg+kCgpHtqqEqtACalmhXhWlR7CrsZMUglx+WHNKUxjGCVLhMubY93K 21uox2fDFTxnk83VnQvgeRd22IE3uhe9W7WcZ/BkwfWQ8O7vxGI4QUzfIVINUHZ6akDx G4o8bay4C/luP22UwuyeApaftMP+18RjbrqEt/mji4XYqL9MGREvKLgNQIrshFshsa0k q/7TwWy8iRwQXTk6tZUBg0NyYIw70556lx2zFJwvD7sMX9ahS2Cwqg+GpvLaTwdL7r69 rSjw== X-Gm-Message-State: AOAM5310s9QwG9vghGi3HIBuJ8n2OFh8aBUbp5NxeV6+9GfUOKrJB4Bo QY2vBty12mok/eGYRNGhEGPASU04VHIjN5Ma X-Google-Smtp-Source: ABdhPJzz1rwyz2vh+Ezx9pYFTMx4kmC/xaZ4SlrqqT6MjtyqC6xvt8h0O3Dz2Zp+MEjlpU0HVoMEtw== X-Received: by 2002:a17:90b:33c6:: with SMTP id lk6mr1588157pjb.203.1630716000885; Fri, 03 Sep 2021 17:40:00 -0700 (PDT) Received: from skynet-linux.local ([136.185.149.81]) by smtp.googlemail.com with ESMTPSA id o2sm487823pgu.76.2021.09.03.17.39.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Sep 2021 17:40:00 -0700 (PDT) From: Sireesh Kodali To: phone-devel@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: Vladimir Lypak , Sireesh Kodali , Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Abhinav Kumar , Konrad Dybcio , James Willcox , freedreno@lists.freedesktop.org (open list:DRM DRIVER FOR MSM ADRENO GPU), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v2 3/3] drm/msm/mdp5: Add configuration for MDP v1.16 Date: Sat, 4 Sep 2021 06:09:17 +0530 Message-Id: <20210904003919.36575-1-sireeshkodali1@gmail.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20210903170844.35694-1-sireeshkodali1@gmail.com> References: <20210903170844.35694-1-sireeshkodali1@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Vladimir Lypak MDP version v1.16 is almost identical to v1.15 with most significant difference being presence of second DSI interface. MDP v1.16 is found on SoCs such as MSM8x53, SDM450, SDM632 (All with Adreno 506). Signed-off-by: Vladimir Lypak Signed-off-by: Sireesh Kodali --- drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c | 89 ++++++++++++++++++++++++ 1 file changed, 89 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c b/drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c index 9741544ffc35..0d28c8ff4009 100644 --- a/drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c +++ b/drivers/gpu/drm/msm/disp/mdp5/mdp5_cfg.c @@ -752,6 +752,94 @@ const struct mdp5_cfg_hw msm8x76_config = { .max_clk = 360000000, }; +static const struct mdp5_cfg_hw msm8x53_config = { + .name = "msm8x53", + .mdp = { + .count = 1, + .caps = MDP_CAP_CDM | + MDP_CAP_SRC_SPLIT, + }, + .ctl = { + .count = 3, + .base = { 0x01000, 0x01200, 0x01400 }, + .flush_hw_mask = 0xffffffff, + }, + .pipe_vig = { + .count = 1, + .base = { 0x04000 }, + .caps = MDP_PIPE_CAP_HFLIP | + MDP_PIPE_CAP_VFLIP | + MDP_PIPE_CAP_SCALE | + MDP_PIPE_CAP_CSC | + MDP_PIPE_CAP_DECIMATION | + MDP_PIPE_CAP_SW_PIX_EXT | + 0, + }, + .pipe_rgb = { + .count = 2, + .base = { 0x14000, 0x16000 }, + .caps = MDP_PIPE_CAP_HFLIP | + MDP_PIPE_CAP_VFLIP | + MDP_PIPE_CAP_DECIMATION | + MDP_PIPE_CAP_SW_PIX_EXT | + 0, + }, + .pipe_dma = { + .count = 1, + .base = { 0x24000 }, + .caps = MDP_PIPE_CAP_HFLIP | + MDP_PIPE_CAP_VFLIP | + MDP_PIPE_CAP_SW_PIX_EXT | + 0, + }, + .pipe_cursor = { + .count = 1, + .base = { 0x34000 }, + .caps = MDP_PIPE_CAP_HFLIP | + MDP_PIPE_CAP_VFLIP | + MDP_PIPE_CAP_SW_PIX_EXT | + MDP_PIPE_CAP_CURSOR | + 0, + }, + + .lm = { + .count = 3, + .base = { 0x44000, 0x45000 }, + .instances = { + { .id = 0, .pp = 0, .dspp = 0, + .caps = MDP_LM_CAP_DISPLAY | + MDP_LM_CAP_PAIR }, + { .id = 1, .pp = 1, .dspp = -1, + .caps = MDP_LM_CAP_DISPLAY }, + }, + .nb_stages = 5, + .max_width = 2048, + .max_height = 0xFFFF, + }, + .dspp = { + .count = 1, + .base = { 0x54000 }, + + }, + .pp = { + .count = 2, + .base = { 0x70000, 0x70800 }, + }, + .cdm = { + .count = 1, + .base = { 0x79200 }, + }, + .intf = { + .base = { 0x6a000, 0x6a800, 0x6b000 }, + .connect = { + [0] = INTF_DISABLED, + [1] = INTF_DSI, + [2] = INTF_DSI, + }, + }, + .max_clk = 400000000, +}; + static const struct mdp5_cfg_hw msm8917_config = { .name = "msm8917", .mdp = { @@ -1151,6 +1239,7 @@ static const struct mdp5_cfg_handler cfg_handlers_v1[] = { { .revision = 7, .config = { .hw = &msm8x96_config } }, { .revision = 11, .config = { .hw = &msm8x76_config } }, { .revision = 15, .config = { .hw = &msm8917_config } }, + { .revision = 16, .config = { .hw = &msm8x53_config } }, }; static const struct mdp5_cfg_handler cfg_handlers_v3[] = {