From patchwork Sat Apr 2 04:03:21 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 12798916 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BDB0BC433EF for ; Sat, 2 Apr 2022 04:02:07 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id DE4CF10E02A; Sat, 2 Apr 2022 04:02:05 +0000 (UTC) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70041.outbound.protection.outlook.com [40.107.7.41]) by gabe.freedesktop.org (Postfix) with ESMTPS id 465A010E02A for ; Sat, 2 Apr 2022 04:02:05 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Lmop5kzwaqaqbIr0mjppc2dffhyf3PgOpLBSFAaF8Ix0FNnXHeqzaKhUEhGIkGdiLOKImHe85iBIuQ66GNM6LI5rRU03JmxdOztfoKLstlq29PswNfckHjiHtvEg9Z7mxbSOgVV73Bsv473A5FjqHvlcHBUOGEUwyNz+9cwaZGdtNWAmwz7VkyTVw54YiPpcLqxaZaGvCS2ZqB4FBu0U0Gvb/ZnjL5k4kTZRoYlNPH3R+VuI3k0N9b/hm0cSwRWh48jhTsLuTYWPSQ6MRAfH5bLx71YKMeLPhPgi1WQYT6OACN/IcG4DkAoCyiItjl37UKBhiZkGuXrgm+l44n5ldg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=E2iyT4vCBQVYLhhj2DqdYLsq/1RQuVjwDOOXOq7s36Q=; b=SEO6zNCtylTOHoSH+zlMepS7YfMt3wH1Hp6uVjIzURCUoRe1DNN4WXYRnrpHHQiizBKzOryNjcpkJ37c+fls6TDyD44lT07WxH3FhIf8QB643++3Sw153T5OTFxp+ylq/QNwPo6ZAnhy/f0Vd9fGdYD+B7MUKwWp+hysBYv0yzbVPQXrwJze09OH1pfj6ioSBhpOouUOSvZ99lTjNGNdnCAqEWYdbbXvEBI6qeXYMOgM0rRE+TBakYrzcBBge8jvvinwvS71tNpmQ81QOPC2Ngmrin/4HH29DHP/8+HASPeliZVhAZGbSC6tWm/ZxmklYoUZIIg6FpRJTDY0iR7XYA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=E2iyT4vCBQVYLhhj2DqdYLsq/1RQuVjwDOOXOq7s36Q=; b=JlQMhSfl0TyLcAlMLsx9i9e75UWwGG7KwUk3uO7rMIKuQ3LV2cn3b8OCMFRalVOUGyRmcSLjS0YO6AJEsJTs5Ru6foKxmXfVYxtfeLpGEfLpOId+dq3SrnU4ibj/r/hzNexP3GiWO9I6UZTH3ylJKHo/jHC/JOmrujt70RQszvg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by HE1PR04MB3210.eurprd04.prod.outlook.com (2603:10a6:7:1e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5123.30; Sat, 2 Apr 2022 04:02:01 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387%9]) with mapi id 15.20.5123.030; Sat, 2 Apr 2022 04:02:01 +0000 From: Liu Ying To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 1/5] drm/bridge: nwl-dsi: Set PHY mode in nwl_dsi_mode_set() Date: Sat, 2 Apr 2022 12:03:21 +0800 Message-Id: <20220402040325.2465222-2-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220402040325.2465222-1-victor.liu@nxp.com> References: <20220402040325.2465222-1-victor.liu@nxp.com> X-ClientProxiedBy: SGAP274CA0011.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b6::23) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 6f9c4514-a55d-410b-b8c3-08da145d8a6a X-MS-TrafficTypeDiagnostic: HE1PR04MB3210:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: EsKRtzcGeZAi13BrROwOuTn+2oEwrbnLt8AYhVZHZ/yniufdNadhiXEtjUzEKZEu8YMudMBHdeoDeoykYuaFJ87Y9YW3pVXgJMjN/eJIyKPxNzeh7TE02m/SVp3Cq0CKSy9kFtP7G4Be9JvxYJ+QTiI+Jq5xGCqr9JjFdE/Agm8H71xFWhL6ryPWFKWtNqe/mFTAdflJOuUeUW6ObnBZqEVIjXgsZyDVTwXLT1PlNNsRAa6liTSeH5VRXnoszfPWTesbzwJroLI4Ljyw2TtHkynyaLKShpU6ikEXh/9SQp7EWVKgfmJkzSszcgfBJXMGAUsq4YLUfZLSJsRrhV8UQC7Kgvo9D+Fd5W07Nffu8w+JYPz6/2sfFPNUAtPadvNWCu0sX66W9BTApmObG/I6uKb7SA/uZfDl0l0D8LYin/4Vz3XyD5GBnD8PzB0j+/TMnNtqjH5++zS/wX/n30TtpciFpWmuniFP3hLZUi3r87kgYMBDWaEFYkeU5OOT1udjmD1pc34nZQpA2r80xf5Kg6wj8dAcnL9Kem9mVEq3gT12H6k+cOBmbE6+hBGwCAOJqn6bRkf0wOCGfB3URIlIccoMy7ceNeysJTDlWP20OVpCK3vefXKJCChBlzNQZOkJ93nGlgB8FnlEr4vmwAhVD0AbpcoQJFQoJQG259Y/kA+L6zXrPttxshaOB4Qxv9S80lZbrMt2tW/qs0zLvXi61A== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM7PR04MB7046.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(86362001)(6512007)(186003)(26005)(2616005)(1076003)(4326008)(8676002)(66946007)(38350700002)(66556008)(66476007)(38100700002)(2906002)(36756003)(7416002)(5660300002)(8936002)(508600001)(52116002)(6486002)(6666004)(6506007)(316002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?2rtoNEyxEHt9J4rgJkSBHmEvh42E?= =?utf-8?q?1/nc88oHLG7UhMeaOC4EY8XgsLnOKiLLKOfR4jNLtO25TF25s0k/0qDZFfA0XXXWe?= =?utf-8?q?7iQE2tjI+1i/8g5UoOXPiAQg/g1Yzvj6z2Ub4YP43iYhDathfCe3FTnV6a3FthlKO?= =?utf-8?q?a/kOC+w0QLNodsr+RhjT4jMBZDfYmxgtjgN3FTrH/bM5aekY3uAFMjltlXh9ZAwca?= =?utf-8?q?KBYjSECXrBoFYj5dllZVvqTnB6ZDkD7HdcoEmItQpJRx8GmRVCJ9dTWDmjW1XUdzH?= =?utf-8?q?H72HowNc7WqHjRRF8IxFICAb6gvyz+2Qs4vmqGaxL+1jUF+RNCbrZ2P3O3aSbr/HF?= =?utf-8?q?vVSjzf2Nru3mQLn4jmSI0kF9JmlyuabbJl204fvGaFCFToafQCWWwykM0s4tYNVlo?= =?utf-8?q?AjlrsH7z5bzBxTQb/F53t4T+vb1QbwpQcbYd9A99oagQX5CPCkcdVSj7FJrtOFlqi?= =?utf-8?q?5yCHydQ7BmpoV9Tu+96HKDqNL8/4Q0kvEB7AEr2gFv+5LZkbONDAZ2EQigZzAJmuP?= =?utf-8?q?qV/a7pVa0le4RnP91yi4EiI4UeWvr4tUtqCRVGkq4AEtvWzLMraVWQQRRlY4ZoLYV?= =?utf-8?q?Gq9LKTo9hE7ta71G9bSsDu8F9dFsfe+hvL/jYchImPQ1ndZdfmLWZa1xjhd4odTho?= =?utf-8?q?WkZXL7YBFHbxgOCUW0T+iin1IEyxYDEEH9UQt9fahrlQJ/tgIwoN0urPtH1/hJ7H2?= =?utf-8?q?jEDGD3UOMgK6BmoIYipuJsvV+0TOD+l2AITt+z3EDwyjfuyuAbxabpk7Z/LQWcrZi?= =?utf-8?q?tG5+eH9jRy2Q5P26EA2GjT1nbUK6SfcrEMoHenV9ZFas66I5OGV4YXtxc96U0cw5r?= =?utf-8?q?IqEDK11BAtCqzHWEEfOM7ayRM9nkm6AbaEZ1hNiStmxd9vxUqL7ehMDjaghnxC6/V?= =?utf-8?q?R1kACOcUmt7XW1L+p/1nRw0EnQZse6j/gG0LjMOn/rYBValIZPH9FcTsfpmVQOoWh?= =?utf-8?q?o9rZsvFEeLonFzbvSyOvRa39jLvwIsZfP74MfAkydwf3LNkttldXjhCjlGlV3KkBn?= =?utf-8?q?z7FxXqUKqrvhg4TXYzsdgZEfylXjMYy5vEyvFFH2TsBAwixtaCEulk2o+O8OkostW?= =?utf-8?q?AYR9deRjmZHvZfPjhZ8pRfI1Ma9su7LU3DsbPRjSvB1aQjME1Lt2zc8ewEpwRHG50?= =?utf-8?q?H6Vp5nvA+eCUZI3sptrSqrWAivVA55tvQ03NJo4v7PN4v/yvobHnqneYtPMFQ0S7q?= =?utf-8?q?fwSLM4wxNUM/RYPtaIqvvY9Awbk5ALhSD+wZzzUtKgNloTrN+ztu57e1XguOSX2Hv?= =?utf-8?q?ikuSE0En79FkPYoYOn0VXXTv6RJpenbg+bUH+JISES8R+WSaKXeeLYE2LYIB1RZZd?= =?utf-8?q?CeG8s/TQ9vDrj66Y4v/pJShfMmg76V95E0+bJq/ywzGENuztC0g9484y6PFURzmFP?= =?utf-8?q?b0b6YWTIm9b83mDLKMiZF3A5HOVUbjJis+fdmqOH4iZ1StfyxAQrTYD9/38JIqshw?= =?utf-8?q?4L3sCMQ6lDpvhBRm84dxC1MQUEFrKu4WprFwjO9nV/ZWr88Yew8aXtp4HtEiev4X/?= =?utf-8?q?al1K16Fmor+4FqR644hQFyK5rDxrOdZZCJbTi/X4ppg2TYhzsPfmvaQdSfvnjQd8a?= =?utf-8?q?g/NrckMWoao/PGPb4eO/EpgdF9VGvnoV5hI1Vk6eZw+ZqcgGsiCzufMTc7o9wa2mr?= =?utf-8?q?c9rQM0A2fTFjY+6VNnreB/eoYZiI8gTA=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6f9c4514-a55d-410b-b8c3-08da145d8a6a X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:02:01.5309 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: bvf7ozu6VZ8OZ5D++N9MYyk1nIlbHQtpcKxwa2K/rG1xLcu6L09XG2ehqVlfa0J0xt4bSPP8br0DEksL3xySoA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: martin.kepplinger@puri.sm, jernej.skrabec@siol.net, kernel@pengutronix.de, narmstrong@baylibre.com, airlied@linux.ie, s.hauer@pengutronix.de, jonas@kwiboo.se, robert.foss@linaro.org, kishon@ti.com, a.hajda@samsung.com, vkoul@kernel.org, robh+dt@kernel.org, Laurent.pinchart@ideasonboard.com, robert.chiras@nxp.com, shawnguo@kernel.org, agx@sigxcpu.org, linux-imx@nxp.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" The Northwest Logic MIPI DSI host controller embedded in i.MX8qxp works with a Mixel MIPI DPHY + LVDS PHY combo to support either a MIPI DSI display or a LVDS display. So, this patch calls phy_set_mode() from nwl_dsi_mode_set() to set PHY mode to MIPI DPHY explicitly. Cc: Guido Günther Cc: Robert Chiras Cc: Martin Kepplinger Cc: Andrzej Hajda Cc: Neil Armstrong Cc: Laurent Pinchart Cc: Jonas Karlman Cc: Jernej Skrabec Cc: David Airlie Cc: Daniel Vetter Cc: NXP Linux Team Signed-off-by: Liu Ying --- v5->v6: * Rebase the series upon v5.17-rc1. * Set PHY mode in ->mode_set() instead of ->pre_enable() in the nwl-dsi bridge driver due to the rebase. * Drop Guido's R-b tag due to the rebase. v4->v5: * No change. v3->v4: * No change. v2->v3: * No change. v1->v2: * Add Guido's R-b tag. drivers/gpu/drm/bridge/nwl-dsi.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/gpu/drm/bridge/nwl-dsi.c b/drivers/gpu/drm/bridge/nwl-dsi.c index af07eeb47ca0..cbe3edb17ceb 100644 --- a/drivers/gpu/drm/bridge/nwl-dsi.c +++ b/drivers/gpu/drm/bridge/nwl-dsi.c @@ -671,6 +671,12 @@ static int nwl_dsi_mode_set(struct nwl_dsi *dsi) return ret; } + ret = phy_set_mode(dsi->phy, PHY_MODE_MIPI_DPHY); + if (ret < 0) { + DRM_DEV_ERROR(dev, "Failed to set DSI phy mode: %d\n", ret); + goto uninit_phy; + } + ret = phy_configure(dsi->phy, phy_cfg); if (ret < 0) { DRM_DEV_ERROR(dev, "Failed to configure DSI phy: %d\n", ret); From patchwork Sat Apr 2 04:03:22 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 12798917 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 27E50C433EF for ; Sat, 2 Apr 2022 04:02:14 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 5458B10E0A2; Sat, 2 Apr 2022 04:02:13 +0000 (UTC) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70047.outbound.protection.outlook.com [40.107.7.47]) by gabe.freedesktop.org (Postfix) with ESMTPS id C256C10E0A7 for ; Sat, 2 Apr 2022 04:02:11 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=J2YS2eYs4kLHoz4MHcl84peEebgSvIY832xkk1bMhsCfI5nvsO6WAxhqCfjeuq6Pj6e0E3hjh2zKIGPvwd40ujIszQKCvo/1KbnUEaSD4XQzbgKnVgiboa3fNbVKraFkPLQRE++8dNDi0sfDeWC3+mL50oKk6M/lL3pfbcS6GgTU0iRjb7+Q5si4aYY8ClIjQzqpZ3t1gxaaZ+52t3rxeShIFEfFB+pSrlvWp/vFkiugx7HTi6V5ooO1tJIVRhgh9W+QQmKWN0wP+qRSliG+iL1crw0YWnhxqHUJfftYHrJmqjMSFKS3v23ji0ZcxL04D5C9u+RtCT/u/eRr+/YtEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=tjK68ISxlPtPopikQN4Q5k2cGpA/Ce2C8IvfLTxH7Z8=; b=N/+lnLJE2cMppfC04OwtpFVwbFM6Wt8/ugNRbbsGhTzKqpHomEXuUCwr2r7ivM4WdBtutICBJE0+3XI5FXOMrOfVt5WYxUNcRy90QREdCH1bB7kUiNbLSVqtR78mxUg8mGOYinOSfIhJ2BmTOtGznalWkg0vimXxxh1VOtIEAeUTMsdYGdqIZrzEwhpWNY5n50ZGAnzuMh/h5pkX84mBKctcUWk/Po8Zr/40UDeYqHgBG+8oplppscBPAj4aYSq8+2FUjQ8cpV+2x68RVUXQPfzg2t9V5IjKj/GRFax2Yls0b97IeyUVVxP7z4p3XUmdWzClpp9+ccH99M5KUJN3LQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tjK68ISxlPtPopikQN4Q5k2cGpA/Ce2C8IvfLTxH7Z8=; b=CdWrGwFf9aaATYm/dXppsjhMdsd0rRSkpyTF5oD/ar3wTzn1phgEhHp5umB4mNz6kWzhq53ZqiThftzJpRmg72fQyY9kF2Nu+RByBUG7NCPqksViHJrRFAmkMdz5Otp0jUbS96GTIRbtuG6EwhN5TKnlCib5uQ8uYTW10fQIm7A= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by HE1PR04MB3210.eurprd04.prod.outlook.com (2603:10a6:7:1e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5123.30; Sat, 2 Apr 2022 04:02:08 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387%9]) with mapi id 15.20.5123.030; Sat, 2 Apr 2022 04:02:08 +0000 From: Liu Ying To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 2/5] phy: Add LVDS configuration options Date: Sat, 2 Apr 2022 12:03:22 +0800 Message-Id: <20220402040325.2465222-3-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220402040325.2465222-1-victor.liu@nxp.com> References: <20220402040325.2465222-1-victor.liu@nxp.com> X-ClientProxiedBy: SGAP274CA0011.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b6::23) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3434764e-ac0e-4fc5-091a-08da145d8e46 X-MS-TrafficTypeDiagnostic: HE1PR04MB3210:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ApWD45w7eILS3aP9Jx2zjR31YERRk7PPw/xxiRKxnJi/PoHBaxcj/QSsGVRltM02Q9Jz1tuaLAH8HVr1x4laHSaBCYqfrDtZ9zu0kPrGnCid2vveauLubfiU+DAV/1V2OrHIEFphNYnIUs9p4dwtH56jsG2cV94rOjpfhTfpckXSvRJT8LQXekmcNv1cXKIyR/X8ioSWMKIJWLhhG4fW97FM8gEqWuOsFPqwwQGvVyKP4JGQyfoxVTvYwLz17iWmaGaD5hP7iT4MMuB8GeHaB9MHv3uN0Ze9cjDb2wrxPTj0yQBCmC4LPM1lVBAZUmLSgsuDcaUBUt1mkepcsh3EyIHQnQB4GfanvLgu89cF9Zxf8y156PHWZCpgMokY5ANx5FHMIjGjTtfIjfpH7btkozkOyuIlLhUcZdn6/qFK+iEAKJPx/Z0px1A8QrQpkxmZB026tCylEX4khlxEuSO/EyoRkzvV4GF0lhwyzky8E4/aNIpWHrr1aNo7NZChfDWB0HoqRhmhVZlDFpqAYG2y+C89oIdpmbykhBJio9mLEeXWuISN8T4zo5ruB9kXtHc6OGiMKfmwBulwR/WtDsb9lLd5hVNSs4oujUbJEUU78vkdkPomoA2wDjZEUGMR26RXZjRr/F0yGhiFgLQNddWTGMuTbSmOgPzJ7Ni//3pFVurRxe81jB+yecEqfSWI9sLihqfm8g5ikYjQ6lw9rKklAw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM7PR04MB7046.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(86362001)(6512007)(186003)(26005)(2616005)(1076003)(83380400001)(4326008)(8676002)(66946007)(38350700002)(66556008)(66476007)(38100700002)(2906002)(36756003)(7416002)(5660300002)(8936002)(508600001)(52116002)(6486002)(6666004)(6506007)(316002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 71RD+7bDpNHAOzAKKkLSog1YUNnqBZRyG0sTWArQ7/T6+mgNUsrK/JE6jAFYFJYvjHsYjy1juPpZVTfI/2qGtpEJJycWnxy7Gj8yVk9/0neTf/jzkAQPbS4tZBk++dRGnlJUwq0wfoB2L1uptqM/VvsL3XvA9nbGSfiw8E71L8+BW/pwMvPpcYTQ1m56ZEKkot2kwZJ+i/UpeIYUIODIuk08+/gCFFs4Hlc0GXF0738Vn6ktYSoOyMm7/w4PSmW6dlmJYYkhoe5y1P5RkcoClf9sPH/gDvHHiKuJvLJj4Iks0CupEvLf7mbdTUT6SvT+ysYoZvSU9Q917wd2SBKYqAziwe6jVEy9D50jat2OQkoBHQhbZo644zC8yRf7YeO0yLHoh1n7g3XiKih6Xbg79VAlVWiSeY6zsWNr8xpih5ESwOlH1U1TkP3u2TI+EuW04zI6+a4kTDXe4TlAfmfDosJzDIIcfjSaapbgdz6nKhQY9CzgnjwSvg3kgP2Rfx0IOf07wz84cYQlzMAhNpMZjdk1ZqQvMaqo4DcxJnCCP47wp9lWEQBHpYSF00UFVuAVVuEpDQLzUGV2SkxmgLWHCmGlYEMFYuANhgezEbSDCc1+FPhq071BjVSFr57FfJHwc1VkWFqLBXV7k3PKPp22r8jnK8toxZJDLLEbv8FCandL2nhKdsRFg2BNEa1e5spEI9PQjtoTnFmWGP0hIVDJZzLjw7WWXalDfuBbB7Mz61g+pqgsgbFnTcpK5q9e36PDXOqHard9oPacWJS/TTaAQMjHiV9hDfuo2doVm5RJuZp5CDmGhnsgpZyyS/f7PmNOcxMZShXwgQu7lcHgZQYYPM1ZAn7Hd/gwqC+rzED1SmzZK4b44gqulAmQCrDPB3rJo6OurKHRoMHUUxpqPH74wsKyLff/1HfOhCpKpX/klLW+ZygOqlpBU5EFuAQJtQOmZXGnLMdD7x8vYWqLsXJajMWHHLR4RiItguyHgtXZv4mcsgkJNrLuFV6Qmcs7jlLup1+rdbQp2ISvjaB8t7oU1L6ZSzr9GcaNrYIPD92i2UlJc8wwtXFImJeLKYpUL/9PBujMJe2fsKOuHafpj9zZbuxYxGvHauJffc56ULYjJsmtY5BljCok6BMOAePhzpx6rajmKT+NJUGW855QcVStlH2i3XPHlIx6cwl5+SNxYcsBVqOFu/G+v6agVyGcG6wZLAzRh/kdiuUe/6McLPBe5q9PTBR6o6Axjc16Hsz9UCblLVrttzrwdlBcUfePAJtVPvQaWg2g5KT8zyuMjup+UgeASuV7KHrZoPUGbYcCQU0biCkgzfULkuwZPtXrrWvUchLWdnXatI75F7zjyqVEBurpDt07mSHKha07RIwzZvAerXj78Raw/FHq1GaR1CYlMsD/hqNVi87pql1x2y6HMPi6WVlTCCjjLulVbuvjFSf5hqkiVYKDo99ehd9ospoLfAhm+N81ie5l5tKXo+ZIcPQeP8yDCZdkFcnV0ihQGVBeoRWdvgZ7UfAJjxy3Hiz+OcSmSTa4Elg49Czwmxew0GoHgW66uuuSPUXiKxZAkpLO8U35FKbMIWIM+FvQIQga84tChwWGZpz2wwa82D+Y46mVnuRKN8ATOWKV6WCbRzGS4eFSGKu4fX1BfANFuA/OK+GW63hXpCPmMAa2/x94ahgojewEJzKG9hpkdyLBlq7jPazP0PhyPdcWOJghejO79PHPfiYbDAD2MXvwwlOtsg== X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3434764e-ac0e-4fc5-091a-08da145d8e46 X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:02:08.0782 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: g9QTPly80UCZjB4BS2wAz57X6Ltk5LjOLBGsX/xNi8Wpjx1KI2cdV9IQ1oi5BUU97E3QwqhaZNkq6buiwB8I8w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: martin.kepplinger@puri.sm, jernej.skrabec@siol.net, kernel@pengutronix.de, narmstrong@baylibre.com, airlied@linux.ie, s.hauer@pengutronix.de, jonas@kwiboo.se, robert.foss@linaro.org, kishon@ti.com, a.hajda@samsung.com, vkoul@kernel.org, robh+dt@kernel.org, Laurent.pinchart@ideasonboard.com, robert.chiras@nxp.com, shawnguo@kernel.org, agx@sigxcpu.org, linux-imx@nxp.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This patch allows LVDS PHYs to be configured through the generic functions and through a custom structure added to the generic union. The parameters added here are based on common LVDS PHY implementation practices. The set of parameters should cover all potential users. Cc: Kishon Vijay Abraham I Cc: Vinod Koul Cc: NXP Linux Team Signed-off-by: Liu Ying --- v5->v6: * Rebase upon v5.17-rc1. v4->v5: * Align kernel-doc style to include/linux/phy/phy.h. (Vinod) * Trivial tweaks. * Drop Robert's R-b tag. v3->v4: * Add Robert's R-b tag. v2->v3: * No change. v1->v2: * No change. include/linux/phy/phy-lvds.h | 32 ++++++++++++++++++++++++++++++++ include/linux/phy/phy.h | 4 ++++ 2 files changed, 36 insertions(+) create mode 100644 include/linux/phy/phy-lvds.h diff --git a/include/linux/phy/phy-lvds.h b/include/linux/phy/phy-lvds.h new file mode 100644 index 000000000000..7a2f4747f624 --- /dev/null +++ b/include/linux/phy/phy-lvds.h @@ -0,0 +1,32 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright 2020 NXP + */ + +#ifndef __PHY_LVDS_H_ +#define __PHY_LVDS_H_ + +/** + * struct phy_configure_opts_lvds - LVDS configuration set + * @bits_per_lane_and_dclk_cycle: Number of bits per data lane and + * differential clock cycle. + * @differential_clk_rate: Clock rate, in Hertz, of the LVDS + * differential clock. + * @lanes: Number of active, consecutive, + * data lanes, starting from lane 0, + * used for the transmissions. + * @is_slave: Boolean, true if the phy is a slave + * which works together with a master + * phy to support dual link transmission, + * otherwise a regular phy or a master phy. + * + * This structure is used to represent the configuration state of a LVDS phy. + */ +struct phy_configure_opts_lvds { + unsigned int bits_per_lane_and_dclk_cycle; + unsigned long differential_clk_rate; + unsigned int lanes; + bool is_slave; +}; + +#endif /* __PHY_LVDS_H_ */ diff --git a/include/linux/phy/phy.h b/include/linux/phy/phy.h index f3286f4cd306..b1413757fcc3 100644 --- a/include/linux/phy/phy.h +++ b/include/linux/phy/phy.h @@ -17,6 +17,7 @@ #include #include +#include #include struct phy; @@ -57,10 +58,13 @@ enum phy_media { * the MIPI_DPHY phy mode. * @dp: Configuration set applicable for phys supporting * the DisplayPort protocol. + * @lvds: Configuration set applicable for phys supporting + * the LVDS phy mode. */ union phy_configure_opts { struct phy_configure_opts_mipi_dphy mipi_dphy; struct phy_configure_opts_dp dp; + struct phy_configure_opts_lvds lvds; }; /** From patchwork Sat Apr 2 04:03:23 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 12798918 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 71283C433EF for ; Sat, 2 Apr 2022 04:02:20 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id B7EF210E0A7; Sat, 2 Apr 2022 04:02:19 +0000 (UTC) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70082.outbound.protection.outlook.com [40.107.7.82]) by gabe.freedesktop.org (Postfix) with ESMTPS id 9B3CA10E0A7 for ; Sat, 2 Apr 2022 04:02:17 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UGsD+ecFfvD2qvLVGyrfy7/SgdZIhDDMAsqRnSqr9mnnVjiAV4R3KWNsgF+kAP9zpv/6E3mt3ae2K1UDkF1coiPoph4xKzPM7NnVsCWS2E4D90LVm/D5f+EMK5IJqRveqOwcWAWAvA1b5eUNCeVTSkqOOsz/xyauvQFhzqCWQIo7PLTUcOSakuDYMUpgS7Um3uITRTRi2lGIteo0JBkNSuug6wmE+uOSgZ89G7sGoQMTowkfJALrkryTKioFY7omMjaD2zd33+AZRHztNs/oIbKJC9P9Drctpc3mXZ9mepHpA7t2nV2Q1RUh8LfZFYEQ+ggrIrrkxsR0pHsDWLvLbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=4QMNrjHkSzPkfgPuClD3OGPsGuNeGuSlP1cKorrZli8=; b=UeSJL8s69I9fAwnqmJu1LCeFlQV+DE4msiEbRv/KXW0yu6OTuErlKO8emg1SZU+T2tO6SSERH+Wbdoo/wg+JPWM79TN/Q8mZ0PNXiMSG4/zAb41cgZsDERRFKjXetS5xz3D94LFAfNESBokZn/4CJmWD5bTNjiYgBq4V7Lx0QwAIgtUeeJPmSbJy50pUMkMZNT51nmjj2KNyZR1RhHpZ7Q/W2JMKBwdISdzqC7Wms5Nfvqi+QVga1j5OBog5/UU/RcjhXIQiCwKtB/ZVWpWmNH94U0t7AZzN742SO86u8sikytFJqNC4NfFKYbRIni4CiyiZwsQbWSMNE0Jfl9no1Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=4QMNrjHkSzPkfgPuClD3OGPsGuNeGuSlP1cKorrZli8=; b=lONfzirIuBpPdAfEN3XS5Y+igA/jX8IdKPnTOpBkbds0gDs7ItRhCwEuf1pwaeqUlVLVy2N6O6rPxKy5Iug4CQuhlmh/LVVLxq4TpzUKmeyOzx27I5Dn4E3uNdMEELxp6IGqV9MbdoBCl4Yetd5LCUIO0f7cwxQC0GINTdR74ro= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by HE1PR04MB3210.eurprd04.prod.outlook.com (2603:10a6:7:1e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5123.30; Sat, 2 Apr 2022 04:02:15 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387%9]) with mapi id 15.20.5123.030; Sat, 2 Apr 2022 04:02:14 +0000 From: Liu Ying To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 3/5] dt-bindings: phy: Convert mixel, mipi-dsi-phy to json-schema Date: Sat, 2 Apr 2022 12:03:23 +0800 Message-Id: <20220402040325.2465222-4-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220402040325.2465222-1-victor.liu@nxp.com> References: <20220402040325.2465222-1-victor.liu@nxp.com> X-ClientProxiedBy: SGAP274CA0011.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b6::23) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a6e833b7-c1f8-45af-920a-08da145d9258 X-MS-TrafficTypeDiagnostic: HE1PR04MB3210:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0q5Cadw5lKOfDLhUu08aUVsxyWIJUcA8KO+1B0q7vPsuBBac9TIQHxkGqU0258vwZX4vz3KIJn1gzmDQTJmFl+BkpctFUAv3ETcHXCe1X2xKv07VBKTRAgRRD4SlSUuxDI9PObddkV6xfdgaZTWL5duanZCWbWdoj450ih2kYnGPIW8zuO01U22J0vSf2AFDx9kFUtDaoIsFigAZxuCKTtWeLGTkBhDPCdTmpdkglRII3vDq+Msq/q+vRUDWLgzVuTTIAWLg0M5KjQPNwBgtahvMQwNxutXCNMscfShDT/+obMuWxdlMVPSObxKbjTCOqIqtgizPmTRBaDiC4PMlEks6+qjwlGklmcNiqmfjOTNDSUp8BdIZt0RqaBUtPADX3JcXMQgdEAVoJiFa2g72a2kUn72I85r+J+RgbWKDEwG3OjXj6qmZ7iFxdQwQW8q1CEJDruHOBDFGLT/hwO/nyP13IOrYwWzdceHJMHpI28OAC3EOZmlSAsi9t4QLykxamIGhv55KzInSb65S4kG5gsPNOTQlu5k16SHHQALV3XAQv7UrZtfzGR70IorJvkxVnnK82evhFhJbuPwRB8iTmI6F89qHSmSzKAJazhf2HM7Z7Um3H8WL7wGZ2qNQtA9JR+taLwKIFQkTIgVoS5zpqfHlF1VM7SA9OqQCOoLvd1dFRM3clpzblM6RRbaRUQJ+tOO2e7UOeb0n3GoLZ68W3vNV03472mr+5UrBa09sD7oQAFbkJos/1POUUT65T/ZFCS8enOx/H1yYnbLEzCn41kcYDIrUAC5lK/O9ocMmJSs/8bDV1RU+6rgrhQKlfHrxeHhHNNyNn71WzLFc3GvZRA== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM7PR04MB7046.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(66574015)(86362001)(6512007)(186003)(26005)(2616005)(1076003)(83380400001)(4326008)(8676002)(66946007)(38350700002)(66556008)(66476007)(38100700002)(2906002)(36756003)(7416002)(5660300002)(8936002)(508600001)(52116002)(966005)(6486002)(6666004)(6506007)(316002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?AZMhkaWGsGq/YvdE4bBioJa5KsX+?= =?utf-8?q?UJWfJekipul/EAlXn/6gTdg/OLWsrrpvxx3Zqn5Qe3XM7/M0f//Dfppz5glBajxGM?= =?utf-8?q?AcvB5j15i8wbaiuaTdRg7fifMLgH9EB6YOzEvMmI+uDdyb5+MfYNj+byABJ6MzOJk?= =?utf-8?q?OqUEKGYvSvA1v1akeAn+Pm/mT8FDl+kpT5XAMMNqDh6bB1KspK8Gva55cI59bDMlm?= =?utf-8?q?s3HD3MT+rYdhiVG+21MXyTld0NRunf5ubV7PFCrNWsxzrOCxOoGLry5WG3kzx5hhd?= =?utf-8?q?4En4puUeWnQ55f7g95jtEj0otp+QTuukxclBqAUl7qUhnkUDPP4OOO/hk94HoQYW0?= =?utf-8?q?nWVURXGm5IQy36WzCVc4TTwZM6AOiJc+VUpXDQaGfw2fWoR8giZH2xgzpzUtWwKc5?= =?utf-8?q?x1zKutzhkWofen/BLphaJsmhh00hh86LpB+IXpWo3IkD+EFLh0X8iOtt4L7UbY4DG?= =?utf-8?q?CYsOHs8+mq65ZoVRVlucTW/8f7i+KCE3x0A2a2muWYhw9uT4m3FJoFv9Kf8XylIJb?= =?utf-8?q?KhHiSYkj6Di9wGudTO+uS4T903y0vXRuZ017qWBHo/E93912KneGvewdjvWbpcIX0?= =?utf-8?q?X3chQeRxcgUOisR7Q1LI+SVy5OO5G9/GQy69KCWBcq0Zmbr8+s71vQJudBf+sBFZA?= =?utf-8?q?p/dFQtFegJfU68oO6efyhQZy/cStag5CQouUXYz4U9x3n1s9ceL5lBGiFAqTQI+Zc?= =?utf-8?q?wqysvrQyPC5RgF+g2+mwOTU5Iq3m2qkvKEkDuo1njpySy2OHQ4HEnmel1ArO7vNIW?= =?utf-8?q?kR5NJZ0frIPbFuCqHruieonsCSYesgGZ7FH81tAzXSZyzhgkry7AhxfUb6ZyZV8EB?= =?utf-8?q?lRp+pe3F0xTLSgetvpIwONFvVVkgxKba+59wf60OD2QoQ6R4Nvtj1D8YH6ie3RGal?= =?utf-8?q?uNv72bSsuMrOGm5SRQ/p/kaXBCe/3aoJfYMh+noifx9j6tB+fzLDwcqk5S0F7G8MC?= =?utf-8?q?IuXnO/B3Tf5mKz7C7wZA5EdN+w6y/Q5KcF8v6T2BMOcoKQqFVs9ENiPk6qQLk+tao?= =?utf-8?q?KB5TLIsPVIPLk7uXUOSvtkT81lalTbNLPKV+VMgg59e2tZONgH3T+bgZ/12AI13WN?= =?utf-8?q?pGv8qiUah/sHuE3DyeiwojNSSFpugvMX3/WK+BR4HFEJLoAoKBLMn5NsLVbfhtgfq?= =?utf-8?q?afCJ61FRG2rw654TVhyV7qL+cAj7E+3afNrzsRsw4QCFEN6eo3pb1cTWJOXknLy58?= =?utf-8?q?/CgxSFyQ/TLiHRByeijtYWL5ue6shVzdLR4BwMIv3ND5sXsS5YolAOco5J1ehqMxq?= =?utf-8?q?DfIePh95LpaD8LR7Siywyc4Yo816l7tmBkbpHI+2NOTYqwbM6JvWHtxZtY09ugicx?= =?utf-8?q?qKImgDjJhNNJjM+l5FYTk17wm3oTIB53rjF6sAee0uqW5XknryS8KbVq2De8SyV82?= =?utf-8?q?K9CSvKEPEwOAZx6iJIq7GeZVWFOnatpXmoG9remp9NqAL7JHcGEu3kg8Go71x3u8y?= =?utf-8?q?2XyE+af1RAKuRs+tqClzIdB2jCSrEeg4cdEt4w4V6gYNIgx7erbQOMjV0RRQJmDXu?= =?utf-8?q?rkNksf8mXm+Cf6tAQUd58ZA1y599GqzdcARo1yXzr6GCBafNxf33uKGUk+sOn2HlD?= =?utf-8?q?fDVIi/pgBzhKl8k9Yxfcbj0/Q/1gnwyWue2M7d0ByRKHayX52I91jUxuskkBqxY77?= =?utf-8?q?OZD8x5sL19SlXjUyb9L1LsSPNrNT6Smg=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a6e833b7-c1f8-45af-920a-08da145d9258 X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:02:14.9262 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ikALJfQ7ktJHndft7duLiZ6sEDVZq0VWurDw+1ZIiyrD3gizLSyK8CCJSADFbZdDsuPimz7XHoNp3Hp5rDHjVg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: martin.kepplinger@puri.sm, jernej.skrabec@siol.net, kernel@pengutronix.de, narmstrong@baylibre.com, airlied@linux.ie, s.hauer@pengutronix.de, jonas@kwiboo.se, robert.foss@linaro.org, kishon@ti.com, a.hajda@samsung.com, vkoul@kernel.org, robh+dt@kernel.org, Laurent.pinchart@ideasonboard.com, robert.chiras@nxp.com, shawnguo@kernel.org, agx@sigxcpu.org, linux-imx@nxp.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This patch converts the mixel,mipi-dsi-phy binding to DT schema format using json-schema. Comparing to the plain text version, the new binding adds the 'assigned-clocks', 'assigned-clock-parents' and 'assigned-clock-rates' properites, otherwise 'make dtbs_check' would complain that there are mis-matches. Also, the new binding requires the 'power-domains' property since all potential SoCs that embed this PHY would provide a power domain for it. The example of the new binding takes reference to the latest dphy node in imx8mq.dtsi. Cc: Guido Günther Cc: Kishon Vijay Abraham I Cc: Vinod Koul Cc: Rob Herring Cc: NXP Linux Team Reviewed-by: Rob Herring Reviewed-by: Guido Günther Signed-off-by: Liu Ying --- v5->v6: * No change. v4->v5: * No change. v3->v4: * Add Rob's and Guido's R-b tags. v2->v3: * Improve the 'clock-names' property by dropping 'items:'. v1->v2: * Newly introduced in v2. (Guido) .../bindings/phy/mixel,mipi-dsi-phy.txt | 29 -------- .../bindings/phy/mixel,mipi-dsi-phy.yaml | 72 +++++++++++++++++++ 2 files changed, 72 insertions(+), 29 deletions(-) delete mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt deleted file mode 100644 index 9b23407233c0..000000000000 --- a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt +++ /dev/null @@ -1,29 +0,0 @@ -Mixel DSI PHY for i.MX8 - -The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the -MIPI-DSI IP from Northwest Logic). It represents the physical layer for the -electrical signals for DSI. - -Required properties: -- compatible: Must be: - - "fsl,imx8mq-mipi-dphy" -- clocks: Must contain an entry for each entry in clock-names. -- clock-names: Must contain the following entries: - - "phy_ref": phandle and specifier referring to the DPHY ref clock -- reg: the register range of the PHY controller -- #phy-cells: number of cells in PHY, as defined in - Documentation/devicetree/bindings/phy/phy-bindings.txt - this must be <0> - -Optional properties: -- power-domains: phandle to power domain - -Example: - dphy: dphy@30a0030 { - compatible = "fsl,imx8mq-mipi-dphy"; - clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>; - clock-names = "phy_ref"; - reg = <0x30a00300 0x100>; - power-domains = <&pd_mipi0>; - #phy-cells = <0>; - }; diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml new file mode 100644 index 000000000000..c34f2e6d6bd5 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/mixel,mipi-dsi-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mixel DSI PHY for i.MX8 + +maintainers: + - Guido Günther + +description: | + The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the + MIPI-DSI IP from Northwest Logic). It represents the physical layer for the + electrical signals for DSI. + +properties: + compatible: + enum: + - fsl,imx8mq-mipi-dphy + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + const: phy_ref + + assigned-clocks: + maxItems: 1 + + assigned-clock-parents: + maxItems: 1 + + assigned-clock-rates: + maxItems: 1 + + "#phy-cells": + const: 0 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - assigned-clocks + - assigned-clock-parents + - assigned-clock-rates + - "#phy-cells" + - power-domains + +additionalProperties: false + +examples: + - | + #include + dphy: dphy@30a0030 { + compatible = "fsl,imx8mq-mipi-dphy"; + reg = <0x30a00300 0x100>; + clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>; + clock-names = "phy_ref"; + assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>; + assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>; + assigned-clock-rates = <24000000>; + #phy-cells = <0>; + power-domains = <&pgc_mipi>; + }; From patchwork Sat Apr 2 04:03:24 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 12798919 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AEA20C433EF for ; Sat, 2 Apr 2022 04:02:27 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id F0DF110E132; Sat, 2 Apr 2022 04:02:26 +0000 (UTC) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70044.outbound.protection.outlook.com [40.107.7.44]) by gabe.freedesktop.org (Postfix) with ESMTPS id 5F7AC10E13C for ; Sat, 2 Apr 2022 04:02:26 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IhGu3GA+8V9Kj01dNYRm5+Eci06vW3XULkMOQL4gtQ5GomcbMQl/SZleH9jwIfkP0FjCQmg0chV9LU2vdg/Fq1JvA1BEveA8APEERXqKwHZ7mcw86yqnD76vwOvELwBPscVEuzv0zAylKQv3l/EGcDERwLlZHEvItcFosBqQ1/DTpLRLk/n0dDZk44VQo/IxKM6Cqet/g4eF1kP6uR/vIPSKCNA7CqNtJM29ueZadEb+q76BVDyV15OcRK8cMaoWuhMFO+fNb4keElg4m4xsh71D3JtN5p6x85DY75/T3qkBa5DjbRnDlCXMIjTCys0t36Ah0FFJgO0d09j4gDft0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oGFfS88Z0L9svuW6iyHKRmljyrsYlgWUs4+4IejC1IY=; b=IDGcaazyjlsC43b42BG+7ATijUe0iBvl9mcwA2IVv5U3uPNSTuODLo4VYAykxcwwXZnTHofQk7XPBu5Jm78K+Od7Y3qtyZhQczzAoC5iK2v86EZicxl2WBJ4l/ApDf2hFszaLnycQsNBD/wA5VYeYkzY50R5UjNa27pSZNqobhgTH/sBmEGqd2PUKmson7QNsHKWP9tOXey3DUh04QHj5CL2thS9IZqijUNN8LIi0rKBB/hl44n6Vm1DJpzuGgv32On2me/s60QlkCC4eMe3W42SdTjllzlqK+v07A4o7M2m5/3alqmz/JnWvdqZq84mfcYAkOgbGgEWTgswVocf7g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=oGFfS88Z0L9svuW6iyHKRmljyrsYlgWUs4+4IejC1IY=; b=NOb3Kr+inPxnVrvc8jKWNkrFOvqG1jVKGHIW+WOeqpz5V8SATQJOkGBy+Cc2gk1gk38RX3Rsg6eHfReM4+9YryQIXzh9sainSktVo6IMMjZ1ZcqWAh+8kcnoUb3yJWjD0x5eQInp2P5hm5VjNRmLPUpzz8rM2Ae/8kHBNLtqhk4= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by HE1PR04MB3210.eurprd04.prod.outlook.com (2603:10a6:7:1e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5123.30; Sat, 2 Apr 2022 04:02:21 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387%9]) with mapi id 15.20.5123.030; Sat, 2 Apr 2022 04:02:21 +0000 From: Liu Ying To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 4/5] dt-bindings: phy: mixel: mipi-dsi-phy: Add Mixel combo PHY support for i.MX8qxp Date: Sat, 2 Apr 2022 12:03:24 +0800 Message-Id: <20220402040325.2465222-5-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220402040325.2465222-1-victor.liu@nxp.com> References: <20220402040325.2465222-1-victor.liu@nxp.com> X-ClientProxiedBy: SGAP274CA0011.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b6::23) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: bc61b012-b05a-47fd-6263-08da145d965c X-MS-TrafficTypeDiagnostic: HE1PR04MB3210:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 7lwJTgdwAu6L0hHDIsybjw7SCWgG16simiPZSP3sI66/JCi0DKbR3VFYOwAMSu4B9L9GOrAzDpO+xhXvzhk1O1LArlcC8W1URLB9H+JKBcfxd58nJToTICh5Ttnr1Q/i+lvapHRXIkZIWWDCu5OT7LX26e2xcVmYE6zWJguEKdI/zNN4tR7e1EUl84V+HwDrp+lQhB4cJPFiuGp3k4Mbqs+Lhx321Hw0C7VvckRG7VpL0Lfk+FBcL8dDQAuTt5qTY3ptDDVsT9ddogdGsnLORNw20bawvkQXZBL9Pbqp+YhIxn92DrrZSo9T5ydTxBzbcZk4sr5haaEM4cRc127xE03PUkyjw+H7qD7Jzv4Fg8Cm9NIUkeH7iMcu366UnVZd0K9YdOP3yoBCKGDsIPlpijpbO162ycB4dMlnp2EC6LUqeeoPaefFnCceEbG4T3sttUq+OgOIcIGU/d4+f5RQUD47qGg0nXejg7n6LPFyElsj4upchgDQIr52DVE6/q8p6i5v87k1oYSLaLqqugp+3/KohP+LhX6ycx+1lNQgo2emyXgTa+PkxVwT/iYlaitYdJ9RvLSrdSneE1d4ej/zWacEATVtqimuB7R5mCHmx0jRawpyqBdnolOBMuktVdoK/dUjqY94/9LrR0Nz1CZmxBUu/zYzuJ56dsckmHiOgesDsry3ffojdO1+EouVQsKVjcRaLWJWz6LH0zUs3I0fzw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM7PR04MB7046.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(86362001)(6512007)(186003)(26005)(2616005)(1076003)(83380400001)(4326008)(8676002)(66946007)(38350700002)(66556008)(66476007)(38100700002)(2906002)(36756003)(7416002)(5660300002)(8936002)(508600001)(52116002)(6486002)(6506007)(316002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?tIDPB37JXVeZufig4LvvaaTFxrso?= =?utf-8?q?1V97rY685IIlrCLKADyIE2BGwvot94+166TJLZ+K/SMhUNPRaPfy71l0XAEQyY4et?= =?utf-8?q?uiQJ6e/dcJosbO7nxSH/pP08NFATUK3EQFMG4xGxHP0OF+TCHUOmBDoQgVBg3qZoJ?= =?utf-8?q?d5WbuOW7fG1vaUek7masq21rJxdzEwpBjgSVQOY8g/tyOHdshyTuS+Xx8j7UxGzIw?= =?utf-8?q?0sCdk5TIU0tUlYwCEwYUokv0F54TQEj9YZTCP3+CkHNcCPUP9GYxcrLgcdAQP58Ab?= =?utf-8?q?PwZjcUfgaKNZDrToZIm6A0CgGQ0fylK459A3Iv/+ry0yhEq5RvxVIf90G1cBkcrFC?= =?utf-8?q?NZrOXWNYHiwBNuFtHjgev6AB2Y0kqLQrQJZ45PsxbkkBT5BSnPMljcEkK6CKbiqCT?= =?utf-8?q?gEePOM7lGwkLjWYXlRAir5SP4+uVpxcyZNJmJYc2sImTw0yTpvSTcy9LwjcT0iN52?= =?utf-8?q?9vmmlsg91gBEdCUDHI1S7rn9PaF4R79K2u1C8W8H4NySgDiP3DU1gobWPbndlt1h3?= =?utf-8?q?nKNIR5xN6PwmzOAiLpohDDPe+2mFYYQ9kYeccs53EeXw6OfG2/ucAuWvUVRLy3pkM?= =?utf-8?q?yGADw42xS9UqBXyyEukDvncKmjZnikUIObBGTFXyE+yhmHQo8kGgbVXGQhocRJ6/k?= =?utf-8?q?3v+OWy4/bEP0w/h0PDubPN+IUBsUiFBcAZYButUT7sQHjnyIsPjdEP8h0rl7t1Kbv?= =?utf-8?q?zVINx/DH9H9KU1H2y1k+U0IwA1K6otU41WdmvengQmi8kNqlJxmSsQtSplVqD12wW?= =?utf-8?q?q8JFcdx4KRq9hrGVTFY6nsyBDULhjAZXOXaGCRy4PKeBoXlVnALNYEDp8i9f/Ef1u?= =?utf-8?q?l795rHOw9l0B9PVD1GuDXJXhoJqlPtAT1KkpLHY+63+qCrGdlDnuK4EMjmN8WRTdb?= =?utf-8?q?Gu+q8y8NfIlG/RsKN9+dArtTRsGJ9q8yyqSwcmKkqUh6EvsmxsPsRgV4NNTZNflz2?= =?utf-8?q?TFW9LicYvoOtHWZZasfWtEw9ivfe4EXiYec9i5aEhMCDfyujx9dXoNeTmZGfpv0/t?= =?utf-8?q?FquGPHkiCTk1lQ9dY2D9HFZdZ1IRzq9/eoYq+4Fv1SoXb5EzKYrP43brpGOoPgDUh?= =?utf-8?q?sIA2ZKfEnY1W17kP4dwdWu51qGuyp3MdOqdZhB9jryVidG3tUYn9NIPh23yT8sfex?= =?utf-8?q?6S/UDBAavMSba2BK9a2/TSAaiO9toh8eIm6fbXHSQWreSlznr4RCuOIk1mUviZEU8?= =?utf-8?q?LdEn+nQ4FgMS2PQyJAbFMemFUqBJB5SuvEzJJH6onI1NgjnjtslxZKLHxiXS3+GXZ?= =?utf-8?q?qr+ZYiIG1F2zuOjz6nunJPCrS56dDdi7kaI/onuHgd7bLyAz3bU3E0KzhYDJ3fj5h?= =?utf-8?q?FioCRsqyMX742PuIMEi3wGyRdL+KzflVSnqJaChy+gWGTNzpG79CWRjZfNvPf5nC6?= =?utf-8?q?4WYXgKLdw7up/n4G1eJ0JZclo/TYwmhR/vDagO1pK32hSu1HurC9b43UCbOAG7pWQ?= =?utf-8?q?VIKxwcpxYO/YvmWtxyRbX1B5tbHOCLN/IxPeFXF0cdQCcAEKYyjli5PVgSRSmptpV?= =?utf-8?q?hFNaD9Q2yl6X8q0vukcn5Y6RqjMlovl/Ui6Ap9cEEhKYhdG8bSDYOu/E+sBgZkyZp?= =?utf-8?q?MmaXbRyAX0VvAd6r9awBcABCQQ3DVv/JjFOOiMSeaSLKQq/MDjjK2PY1Dh1NJDHUk?= =?utf-8?q?FEWHnFCXlR2mIU5P9oMvF9KR0xZrpmOA=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bc61b012-b05a-47fd-6263-08da145d965c X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:02:21.6477 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Zx197uvXCOGpJD58fWtYiJzYjLJY9QHnAxaBTaZZp1R/DkmiXm1FtG35w7jzNUhNzB0C3utxPmw0LAOa8gfZmQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: martin.kepplinger@puri.sm, jernej.skrabec@siol.net, kernel@pengutronix.de, narmstrong@baylibre.com, airlied@linux.ie, s.hauer@pengutronix.de, jonas@kwiboo.se, robert.foss@linaro.org, kishon@ti.com, a.hajda@samsung.com, vkoul@kernel.org, robh+dt@kernel.org, Laurent.pinchart@ideasonboard.com, robert.chiras@nxp.com, shawnguo@kernel.org, agx@sigxcpu.org, linux-imx@nxp.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Add support for Mixel MIPI DPHY + LVDS PHY combo IP as found on Freescale i.MX8qxp SoC. Cc: Guido Günther Cc: Kishon Vijay Abraham I Cc: Vinod Koul Cc: Rob Herring Cc: NXP Linux Team Reviewed-by: Rob Herring Reviewed-by: Guido Günther Signed-off-by: Liu Ying --- v5->v6: * No change. v4->v5: * No change. v3->v4: * Add Rob's and Guido's R-b tags. v2->v3: * No change. v1->v2: * Add the binding for i.MX8qxp Mixel combo PHY based on the converted binding. (Guido) .../bindings/phy/mixel,mipi-dsi-phy.yaml | 41 +++++++++++++++++-- 1 file changed, 38 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml index c34f2e6d6bd5..786cfd71cb7e 100644 --- a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml +++ b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml @@ -14,10 +14,14 @@ description: | MIPI-DSI IP from Northwest Logic). It represents the physical layer for the electrical signals for DSI. + The Mixel PHY IP block found on i.MX8qxp is a combo PHY that can work + in either MIPI-DSI PHY mode or LVDS PHY mode. + properties: compatible: enum: - fsl,imx8mq-mipi-dphy + - fsl,imx8qxp-mipi-dphy reg: maxItems: 1 @@ -40,6 +44,11 @@ properties: "#phy-cells": const: 0 + fsl,syscon: + $ref: /schemas/types.yaml#/definitions/phandle + description: | + A phandle which points to Control and Status Registers(CSR) module. + power-domains: maxItems: 1 @@ -48,12 +57,38 @@ required: - reg - clocks - clock-names - - assigned-clocks - - assigned-clock-parents - - assigned-clock-rates - "#phy-cells" - power-domains +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx8mq-mipi-dphy + then: + properties: + fsl,syscon: false + + required: + - assigned-clocks + - assigned-clock-parents + - assigned-clock-rates + + - if: + properties: + compatible: + contains: + const: fsl,imx8qxp-mipi-dphy + then: + properties: + assigned-clocks: false + assigned-clock-parents: false + assigned-clock-rates: false + + required: + - fsl,syscon + additionalProperties: false examples: From patchwork Sat Apr 2 04:03:25 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 12798920 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 88295C433EF for ; Sat, 2 Apr 2022 04:02:32 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id ED19E10E13C; Sat, 2 Apr 2022 04:02:31 +0000 (UTC) Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70047.outbound.protection.outlook.com [40.107.7.47]) by gabe.freedesktop.org (Postfix) with ESMTPS id D44F910E12A for ; Sat, 2 Apr 2022 04:02:30 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Z/DUT6UUTTkU+tQ52iFehpiptNKbzDZjqogouG2l56kpv2RmxuFFrSPhQ8IP7BQiHvnaD33aPcF1iMU9ngeYaEMT29+Td6sxphqK6WE4qJ5X8wuK0/J2Y8e20noI3kGHyk3PAELtf6OOTKsEJ6i5B+sfh9NivNleZHLiMig4imYM8Wc6k30RTxC0q3KOoAIhlJarCV2A9ux+zlIJyI7EtFSrVbUh63HHZiyk7SGa/a1Twu9gyyNOWzfeFBAhcp9CD0ZFglOrHQle379M974HNqRb4YwI56B5VKOoPja+TMbEgyQVJpji2SpdSNdZsAqeoGinAFgZeGX6grOvehxzGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=z23oGthQQVatgNiHhq/oRsg65W52HNMSx8ap0xPZR4U=; b=OL1+QIOsE8F9k2uNMWlJIr4ZG9GNIwVii9LMX9RTiIblnjdOZTjIskQtxDnvGlo4lI0MnweHJ3plgDU2b0S0fKvjwYyqE8tTZNSHZ62ahBXAdw5oxTFFn1ehLDT8PeuUPWaQuJkoaITlOiHTZKpWB+UFa0S6WwPKoCgJPUXipsq7qC8fyIHh2rEUlrZJN1fYAhmwNuY2QU0UmNkJKphQJ70VLUMPMx7ryvigySwGvifo9cMzih+nFlNDFBG6SoD/3lcECQ0y9cffRaEJcbd+1TNRf8y1OJGE0swX5JSsZlARwxxgKO/4H7OeVLuwQpUSOJYptX3M8ZlUuWVjdYpeUg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=z23oGthQQVatgNiHhq/oRsg65W52HNMSx8ap0xPZR4U=; b=kzJM90MLXmJjZKLWaxy9VBVszbaIN3dwYL3h7j9/EFlq5NO34YihnHHL/yzIrq9gm3YS3S9oeG1WJuleQy7QYaZudm3YofOnikoes64Af8OXbDiFuP+wtVOm+rXTt4bIeT8hK6kMiVkd0QG0Uz27BJifAF/K79veZt+AtnntfHk= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by HE1PR04MB3210.eurprd04.prod.outlook.com (2603:10a6:7:1e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5123.30; Sat, 2 Apr 2022 04:02:28 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::b09c:8ffe:8e02:7387%9]) with mapi id 15.20.5123.030; Sat, 2 Apr 2022 04:02:28 +0000 From: Liu Ying To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 5/5] phy: freescale: phy-fsl-imx8-mipi-dphy: Add i.MX8qxp LVDS PHY mode support Date: Sat, 2 Apr 2022 12:03:25 +0800 Message-Id: <20220402040325.2465222-6-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220402040325.2465222-1-victor.liu@nxp.com> References: <20220402040325.2465222-1-victor.liu@nxp.com> X-ClientProxiedBy: SGAP274CA0011.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b6::23) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b8c092a1-6c70-4934-5f33-08da145d9a38 X-MS-TrafficTypeDiagnostic: HE1PR04MB3210:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: POPCa5D+2AcPW+7wLiGchEmht5aQzLIObjG4hLYgLd6fqHfVUFdspen/9Nm5oS1eEYCmycAKXz6DuixC1Ml0Cbffn5I8b7pjqpKVEQS3ogOsNo4+ji8FZL2mdxeDs1X7t4AQ7To/YL1fGPRGxuMlmqMtlvLuZpbZgDGEzbds+TDXTSo9DlUOZnokT59xpyv7/q9zxQjS1LmZN0QF1C0MWsd1LA+T8xNW94DuMjFN4oRUvebcVAh+c7VM4ItAPuVOd40vybt4EKIBvHmNBqySoCHKRVWbHzeK9JpZwFdhOrK/rxn6WVRordBWfPpcp5VfjHCc6GGaFbVMuCFdnCtbuBmtcCREsOj7I8o076OvPR7dDCm6yJn22eObs1xpnFa2ChMu+/Tv3fa/2ASSM2qooNh2Rq6i+TqcpXPBo0qg4Rr13wFo2wy6SXtXQCtiBAu+vGSjSVUK07e83ZJxPl/GUWGekH+2X7EweK3WvH6+OZwAeO/JhrtHmByFjo2EZdmNWMVSQFSepRENDFBDFizllJHIWk6YzvZxL3udDeccSVxBYRP41hN2xZPyelSxH6Q5tKOSbUa0pAjFt/p1saZUvYGpJ0GV8p5qUiT+QhulZZjFCIO/lbdsnC27BXKcbuZjngvCnge94pfNu+hTus4ZQQ0NjBed7T9DkpRBsGuTIxl1ypaJ1PLnqtd8oAEAw6jOeT3AhjGSH+YtnlrTupWR8w== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM7PR04MB7046.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(66574015)(86362001)(6512007)(186003)(26005)(2616005)(1076003)(83380400001)(4326008)(8676002)(66946007)(38350700002)(66556008)(66476007)(30864003)(38100700002)(2906002)(36756003)(7416002)(5660300002)(8936002)(508600001)(52116002)(6486002)(6666004)(6506007)(316002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?Cvbw2gpy7ufhSfy/tSBaCRW1TZD/?= =?utf-8?q?r2WOy1mvx2KLPXwuwqvRLPTI5phWZJgrfoIxLCtZN2jDCdgwnQGo5s7Tuwaf4uHY+?= =?utf-8?q?zxNmrjvXbl9i+e5sBHt8CMe7LUg1rotR8C9mv2wh/K1B3i++Ol5AwstYslxnAz7U3?= =?utf-8?q?lZ9Frv99HVoxZXVwVLDSXywJGpQBXoTG8NLb4tKJOm9BEByp4he63MuJk8wDh/GnP?= =?utf-8?q?U8igxnu+5xNS4iIgmiv60HI8Ewx+aur6W27MpXqO0zFP//di5slfezJk3r0xquTO2?= =?utf-8?q?xliO8grvSqhicCje/94shfULZPYcEfT8slSwiowzoWgDjw9RDB9Nd5GJBcvtXAxY6?= =?utf-8?q?ehpyXb37dMtmiSNaoEvnzkwwKA4R8YCUKiF1NzmTXP6NcZrmpODiMD4KrpNHifW28?= =?utf-8?q?AuiOK6wGN3Boiqt8LM1rVWwMHFJ1/AycjE9x1eu3h6txq5JhAGmcdmzx1AMd5FAhp?= =?utf-8?q?e4Yd3hotRD6AeMEq7UEd6raQ+h2Rf4L4/44PWahGLTrDdy/0rP0Ix06QEbB1z2AMc?= =?utf-8?q?aao98L+4vTVzRg3flLTDl4M4le39TWe87gRezJcEQSehCavat8zrTMOMGJltyL3Lx?= =?utf-8?q?LAs+GIrw9DwwC8CYrLbfPnkgIxKeb13bCo3NtmsJtoMNRt7OxE0A+g55dwXP0FwEl?= =?utf-8?q?BzLeQmPVRuX1akfcoUrNgvwBAvGmzORWj4ZnrMTOx5OFPVcc+nK19qJoyENPR6TZ0?= =?utf-8?q?Ru4kb8cLdjdb7jWJVc8yBtynYza/IgjXIGTU89/KEtVNJOKXCi6uiaeSgOorBHoOm?= =?utf-8?q?/2cuLIa83H0AjlwBykqz9wbneofUyosVagjKMQLVEFje5ba1YkpMBGW6S7hzh55AD?= =?utf-8?q?pE9gvUBOHbHOEMV13B/SA7MVFNn8c6gR4u6/CcWBUAUYxD8St/AjDPnFfbSaxf0sa?= =?utf-8?q?ggfauigCtIsHQUF51ZOp8xI315J6RVQmpp+tw+5rLC52O0MjsN2WWWf/q8Gl9+BEP?= =?utf-8?q?sdZAKQ64i2UFTsRqitURZPG/YiEq5vFCjnSga4fAM2ByUK1Mb69MK90NOHLEPKWuH?= =?utf-8?q?YayA+Mvik9eYnzQnG7AQBmE1kwwC9ds9wkZw/XOUXm7WaOmDEE72oLLEY945vs058?= =?utf-8?q?PeP3m0B4DgOFciGwAMBya+5P3NrSdNUBmb6xlAzOPaWwTA7kfyTTBUm4KMFnkI7Iw?= =?utf-8?q?CY6sg+ioRtmZNgxj/2Nm8cXdYSHHfvJanG55q9/A4WQRpkdv2gSAn+3UqKoXmvcSm?= =?utf-8?q?96JvseQqFTG+kghAa9NCf7Q3Kxns4cPCxTXNCJ4BO5HS0RnYtMBQCwbGPF7sEMHDP?= =?utf-8?q?EP97hBUy+NvQ3B3XukUj/mE00XxEitx5O/iIl167JLxv+BZpUkyF601MludqSpGEf?= =?utf-8?q?EZY5oFEfS7FmNRRGE1PwFXJDnBoCkYmdFyWUyVGwX1rcrrmHy619+b9xU0LCqztJz?= =?utf-8?q?h1PqLseLHWmDxaSdkl6AkdINV9BQfstqeOwFghk6h3R5a/o0cDZ65DD7ozd52UHzF?= =?utf-8?q?MXHJlU4WGJIiHqX/k/lIyIfnGKGRoSLbs5RSQ/5RdYoUvsVs5uMnW1A3fD8ufzBaw?= =?utf-8?q?Gjo8eGZ1JcnEnw3fvoT7BFIWILJyvnIHY9v7Tsv7g0uRQNhU9rEcNwepjIraXqSBh?= =?utf-8?q?aUmBdBCyl2Mu7mZuTJN+H2CYUx9l+127tUiVTMF0NvDDsh5tTHb4R58SPVGkom7Kj?= =?utf-8?q?/FRWcRLTDKy0/ZUlydGWhjObFoqZX1Tw=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: b8c092a1-6c70-4934-5f33-08da145d9a38 X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:02:28.1370 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uYo9V5vwiVl61T/5nJfwAXM7JSM24I6940W6loTXhryhmmL+7Vr3cT1198dLbFEWjepDcLHV/3RtRP7LTonzmw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: martin.kepplinger@puri.sm, jernej.skrabec@siol.net, kernel@pengutronix.de, narmstrong@baylibre.com, airlied@linux.ie, s.hauer@pengutronix.de, jonas@kwiboo.se, robert.foss@linaro.org, kishon@ti.com, a.hajda@samsung.com, vkoul@kernel.org, robh+dt@kernel.org, Laurent.pinchart@ideasonboard.com, robert.chiras@nxp.com, shawnguo@kernel.org, agx@sigxcpu.org, linux-imx@nxp.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" i.MX8qxp SoC embeds a Mixel MIPI DPHY + LVDS PHY combo which supports either a MIPI DSI display or a LVDS display. The PHY mode is controlled by SCU firmware and the driver would call a SCU firmware function to configure the PHY mode. The single LVDS PHY has 4 data lanes to support a LVDS display. Also, with a master LVDS PHY and a slave LVDS PHY, they may work together to support a LVDS display with 8 data lanes(usually, dual LVDS link display). Note that this patch supports the LVDS PHY mode only for the i.MX8qxp Mixel combo PHY, i.e., the MIPI DPHY mode is yet to be supported, so for now error would be returned from ->set_mode() if MIPI DPHY mode is passed over to it for the combo PHY. Cc: Guido Günther Cc: Robert Chiras Cc: Kishon Vijay Abraham I Cc: Vinod Koul Cc: Shawn Guo Cc: Sascha Hauer Cc: Pengutronix Kernel Team Cc: Fabio Estevam Cc: NXP Linux Team Reviewed-by: Guido Günther Signed-off-by: Liu Ying --- v5->v6: * No change. v4->v5: * No change. v3->v4: * Add Guido's R-b tag. v2->v3: * Improve readability of mixel_dphy_set_mode(). (Guido) v1->v2: * Print invalid PHY mode in dmesg. (Guido) .../phy/freescale/phy-fsl-imx8-mipi-dphy.c | 269 +++++++++++++++++- 1 file changed, 258 insertions(+), 11 deletions(-) diff --git a/drivers/phy/freescale/phy-fsl-imx8-mipi-dphy.c b/drivers/phy/freescale/phy-fsl-imx8-mipi-dphy.c index a95572b397ca..af1ecda091c7 100644 --- a/drivers/phy/freescale/phy-fsl-imx8-mipi-dphy.c +++ b/drivers/phy/freescale/phy-fsl-imx8-mipi-dphy.c @@ -4,17 +4,31 @@ * Copyright 2019 Purism SPC */ +#include #include #include #include +#include +#include #include #include +#include #include #include #include #include #include #include +#include + +/* Control and Status Registers(CSR) */ +#define PHY_CTRL 0x00 +#define CCM_MASK GENMASK(7, 5) +#define CCM(n) FIELD_PREP(CCM_MASK, (n)) +#define CA_MASK GENMASK(4, 2) +#define CA(n) FIELD_PREP(CA_MASK, (n)) +#define RFB BIT(1) +#define LVDS_EN BIT(0) /* DPHY registers */ #define DPHY_PD_DPHY 0x00 @@ -55,8 +69,15 @@ #define PWR_ON 0 #define PWR_OFF 1 +#define MIN_VCO_FREQ 640000000 +#define MAX_VCO_FREQ 1500000000 + +#define MIN_LVDS_REFCLK_FREQ 24000000 +#define MAX_LVDS_REFCLK_FREQ 150000000 + enum mixel_dphy_devtype { MIXEL_IMX8MQ, + MIXEL_IMX8QXP, }; struct mixel_dphy_devdata { @@ -65,6 +86,7 @@ struct mixel_dphy_devdata { u8 reg_rxlprp; u8 reg_rxcdrp; u8 reg_rxhs_settle; + bool is_combo; /* MIPI DPHY and LVDS PHY combo */ }; static const struct mixel_dphy_devdata mixel_dphy_devdata[] = { @@ -74,6 +96,10 @@ static const struct mixel_dphy_devdata mixel_dphy_devdata[] = { .reg_rxlprp = 0x40, .reg_rxcdrp = 0x44, .reg_rxhs_settle = 0x48, + .is_combo = false, + }, + [MIXEL_IMX8QXP] = { + .is_combo = true, }, }; @@ -95,8 +121,12 @@ struct mixel_dphy_cfg { struct mixel_dphy_priv { struct mixel_dphy_cfg cfg; struct regmap *regmap; + struct regmap *lvds_regmap; struct clk *phy_ref_clk; const struct mixel_dphy_devdata *devdata; + struct imx_sc_ipc *ipc_handle; + bool is_slave; + int id; }; static const struct regmap_config mixel_dphy_regmap_config = { @@ -317,7 +347,8 @@ static int mixel_dphy_set_pll_params(struct phy *phy) return 0; } -static int mixel_dphy_configure(struct phy *phy, union phy_configure_opts *opts) +static int +mixel_dphy_configure_mipi_dphy(struct phy *phy, union phy_configure_opts *opts) { struct mixel_dphy_priv *priv = phy_get_drvdata(phy); struct mixel_dphy_cfg cfg = { 0 }; @@ -345,15 +376,121 @@ static int mixel_dphy_configure(struct phy *phy, union phy_configure_opts *opts) return 0; } +static int +mixel_dphy_configure_lvds_phy(struct phy *phy, union phy_configure_opts *opts) +{ + struct mixel_dphy_priv *priv = phy_get_drvdata(phy); + struct phy_configure_opts_lvds *lvds_opts = &opts->lvds; + unsigned long data_rate; + unsigned long fvco; + u32 rsc; + u32 co; + int ret; + + priv->is_slave = lvds_opts->is_slave; + + /* LVDS interface pins */ + regmap_write(priv->lvds_regmap, PHY_CTRL, CCM(0x5) | CA(0x4) | RFB); + + /* enable MODE8 only for slave LVDS PHY */ + rsc = priv->id ? IMX_SC_R_MIPI_1 : IMX_SC_R_MIPI_0; + ret = imx_sc_misc_set_control(priv->ipc_handle, rsc, IMX_SC_C_DUAL_MODE, + lvds_opts->is_slave); + if (ret) { + dev_err(&phy->dev, "Failed to configure MODE8: %d\n", ret); + return ret; + } + + /* + * Choose an appropriate divider ratio to meet the requirement of + * PLL VCO frequency range. + * + * ----- 640MHz ~ 1500MHz ------------ --------------- + * | VCO | ----------------> | CO divider | -> | LVDS data rate| + * ----- FVCO ------------ --------------- + * 1/2/4/8 div 7 * differential_clk_rate + */ + data_rate = 7 * lvds_opts->differential_clk_rate; + for (co = 1; co <= 8; co *= 2) { + fvco = data_rate * co; + + if (fvco >= MIN_VCO_FREQ) + break; + } + + if (fvco < MIN_VCO_FREQ || fvco > MAX_VCO_FREQ) { + dev_err(&phy->dev, "VCO frequency %lu is out of range\n", fvco); + return -ERANGE; + } + + /* + * CO is configurable, while CN and CM are not, + * as fixed ratios 1 and 7 are applied respectively. + */ + phy_write(phy, __ffs(co), DPHY_CO); + + /* set reference clock rate */ + clk_set_rate(priv->phy_ref_clk, lvds_opts->differential_clk_rate); + + return ret; +} + +static int mixel_dphy_configure(struct phy *phy, union phy_configure_opts *opts) +{ + if (phy->attrs.mode == PHY_MODE_MIPI_DPHY) + return mixel_dphy_configure_mipi_dphy(phy, opts); + else if (phy->attrs.mode == PHY_MODE_LVDS) + return mixel_dphy_configure_lvds_phy(phy, opts); + + dev_err(&phy->dev, + "Failed to configure PHY with invalid PHY mode: %d\n", + phy->attrs.mode); + return -EINVAL; +} + +static int +mixel_dphy_validate_lvds_phy(struct phy *phy, union phy_configure_opts *opts) +{ + struct phy_configure_opts_lvds *lvds_cfg = &opts->lvds; + + if (lvds_cfg->bits_per_lane_and_dclk_cycle != 7) { + dev_err(&phy->dev, "Invalid bits per LVDS data lane: %u\n", + lvds_cfg->bits_per_lane_and_dclk_cycle); + return -EINVAL; + } + + if (lvds_cfg->lanes != 4) { + dev_err(&phy->dev, "Invalid LVDS data lanes: %u\n", + lvds_cfg->lanes); + return -EINVAL; + } + + if (lvds_cfg->differential_clk_rate < MIN_LVDS_REFCLK_FREQ || + lvds_cfg->differential_clk_rate > MAX_LVDS_REFCLK_FREQ) { + dev_err(&phy->dev, + "Invalid LVDS differential clock rate: %lu\n", + lvds_cfg->differential_clk_rate); + return -EINVAL; + } + + return 0; +} + static int mixel_dphy_validate(struct phy *phy, enum phy_mode mode, int submode, union phy_configure_opts *opts) { - struct mixel_dphy_cfg cfg = { 0 }; + if (mode == PHY_MODE_MIPI_DPHY) { + struct mixel_dphy_cfg mipi_dphy_cfg = { 0 }; - if (mode != PHY_MODE_MIPI_DPHY) - return -EINVAL; + return mixel_dphy_config_from_opts(phy, &opts->mipi_dphy, + &mipi_dphy_cfg); + } else if (mode == PHY_MODE_LVDS) { + return mixel_dphy_validate_lvds_phy(phy, opts); + } - return mixel_dphy_config_from_opts(phy, &opts->mipi_dphy, &cfg); + dev_err(&phy->dev, + "Failed to validate PHY with invalid PHY mode: %d\n", mode); + return -EINVAL; } static int mixel_dphy_init(struct phy *phy) @@ -373,26 +510,74 @@ static int mixel_dphy_exit(struct phy *phy) return 0; } -static int mixel_dphy_power_on(struct phy *phy) +static int mixel_dphy_power_on_mipi_dphy(struct phy *phy) { struct mixel_dphy_priv *priv = phy_get_drvdata(phy); u32 locked; int ret; - ret = clk_prepare_enable(priv->phy_ref_clk); - if (ret < 0) - return ret; - phy_write(phy, PWR_ON, DPHY_PD_PLL); ret = regmap_read_poll_timeout(priv->regmap, DPHY_LOCK, locked, locked, PLL_LOCK_SLEEP, PLL_LOCK_TIMEOUT); if (ret < 0) { dev_err(&phy->dev, "Could not get DPHY lock (%d)!\n", ret); - goto clock_disable; + return ret; } phy_write(phy, PWR_ON, DPHY_PD_DPHY); + return 0; +} + +static int mixel_dphy_power_on_lvds_phy(struct phy *phy) +{ + struct mixel_dphy_priv *priv = phy_get_drvdata(phy); + u32 locked; + int ret; + + regmap_update_bits(priv->lvds_regmap, PHY_CTRL, LVDS_EN, LVDS_EN); + + phy_write(phy, PWR_ON, DPHY_PD_DPHY); + phy_write(phy, PWR_ON, DPHY_PD_PLL); + + /* do not wait for slave LVDS PHY being locked */ + if (priv->is_slave) + return 0; + + ret = regmap_read_poll_timeout(priv->regmap, DPHY_LOCK, locked, + locked, PLL_LOCK_SLEEP, + PLL_LOCK_TIMEOUT); + if (ret < 0) { + dev_err(&phy->dev, "Could not get LVDS PHY lock (%d)!\n", ret); + return ret; + } + + return 0; +} + +static int mixel_dphy_power_on(struct phy *phy) +{ + struct mixel_dphy_priv *priv = phy_get_drvdata(phy); + int ret; + + ret = clk_prepare_enable(priv->phy_ref_clk); + if (ret < 0) + return ret; + + if (phy->attrs.mode == PHY_MODE_MIPI_DPHY) { + ret = mixel_dphy_power_on_mipi_dphy(phy); + } else if (phy->attrs.mode == PHY_MODE_LVDS) { + ret = mixel_dphy_power_on_lvds_phy(phy); + } else { + dev_err(&phy->dev, + "Failed to power on PHY with invalid PHY mode: %d\n", + phy->attrs.mode); + ret = -EINVAL; + } + + if (ret) + goto clock_disable; + return 0; clock_disable: clk_disable_unprepare(priv->phy_ref_clk); @@ -406,16 +591,51 @@ static int mixel_dphy_power_off(struct phy *phy) phy_write(phy, PWR_OFF, DPHY_PD_PLL); phy_write(phy, PWR_OFF, DPHY_PD_DPHY); + if (phy->attrs.mode == PHY_MODE_LVDS) + regmap_update_bits(priv->lvds_regmap, PHY_CTRL, LVDS_EN, 0); + clk_disable_unprepare(priv->phy_ref_clk); return 0; } +static int mixel_dphy_set_mode(struct phy *phy, enum phy_mode mode, int submode) +{ + struct mixel_dphy_priv *priv = phy_get_drvdata(phy); + int ret; + + if (priv->devdata->is_combo && mode != PHY_MODE_LVDS) { + dev_err(&phy->dev, "Failed to set PHY mode for combo PHY\n"); + return -EINVAL; + } + + if (!priv->devdata->is_combo && mode != PHY_MODE_MIPI_DPHY) { + dev_err(&phy->dev, "Failed to set PHY mode to MIPI DPHY\n"); + return -EINVAL; + } + + if (priv->devdata->is_combo) { + u32 rsc = priv->id ? IMX_SC_R_MIPI_1 : IMX_SC_R_MIPI_0; + + ret = imx_sc_misc_set_control(priv->ipc_handle, + rsc, IMX_SC_C_MODE, + mode == PHY_MODE_LVDS); + if (ret) { + dev_err(&phy->dev, + "Failed to set PHY mode via SCU ipc: %d\n", ret); + return ret; + } + } + + return 0; +} + static const struct phy_ops mixel_dphy_phy_ops = { .init = mixel_dphy_init, .exit = mixel_dphy_exit, .power_on = mixel_dphy_power_on, .power_off = mixel_dphy_power_off, + .set_mode = mixel_dphy_set_mode, .configure = mixel_dphy_configure, .validate = mixel_dphy_validate, .owner = THIS_MODULE, @@ -424,6 +644,8 @@ static const struct phy_ops mixel_dphy_phy_ops = { static const struct of_device_id mixel_dphy_of_match[] = { { .compatible = "fsl,imx8mq-mipi-dphy", .data = &mixel_dphy_devdata[MIXEL_IMX8MQ] }, + { .compatible = "fsl,imx8qxp-mipi-dphy", + .data = &mixel_dphy_devdata[MIXEL_IMX8QXP] }, { /* sentinel */ }, }; MODULE_DEVICE_TABLE(of, mixel_dphy_of_match); @@ -436,6 +658,7 @@ static int mixel_dphy_probe(struct platform_device *pdev) struct mixel_dphy_priv *priv; struct phy *phy; void __iomem *base; + int ret; if (!np) return -ENODEV; @@ -467,6 +690,30 @@ static int mixel_dphy_probe(struct platform_device *pdev) dev_dbg(dev, "phy_ref clock rate: %lu\n", clk_get_rate(priv->phy_ref_clk)); + if (priv->devdata->is_combo) { + priv->lvds_regmap = + syscon_regmap_lookup_by_phandle(np, "fsl,syscon"); + if (IS_ERR(priv->lvds_regmap)) { + ret = PTR_ERR(priv->lvds_regmap); + dev_err_probe(dev, ret, "Failed to get LVDS regmap\n"); + return ret; + } + + priv->id = of_alias_get_id(np, "mipi_dphy"); + if (priv->id < 0) { + dev_err(dev, "Failed to get phy node alias id: %d\n", + priv->id); + return priv->id; + } + + ret = imx_scu_get_handle(&priv->ipc_handle); + if (ret) { + dev_err_probe(dev, ret, + "Failed to get SCU ipc handle\n"); + return ret; + } + } + dev_set_drvdata(dev, priv); phy = devm_phy_create(dev, np, &mixel_dphy_phy_ops);