From patchwork Fri Apr 29 21:16:29 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christian Marangi X-Patchwork-Id: 12832839 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D7291C43217 for ; Fri, 29 Apr 2022 21:19:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237667AbiD2VWk (ORCPT ); Fri, 29 Apr 2022 17:22:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43242 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237400AbiD2VWi (ORCPT ); Fri, 29 Apr 2022 17:22:38 -0400 Received: from mail-ed1-x535.google.com (mail-ed1-x535.google.com [IPv6:2a00:1450:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 21B767C159; Fri, 29 Apr 2022 14:19:18 -0700 (PDT) Received: by mail-ed1-x535.google.com with SMTP id be20so10403128edb.12; Fri, 29 Apr 2022 14:19:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=mvcd9ngThpxLrtFTbDdkKkrSNgOr0gL9mj6TLYj8c1E=; b=kv9hqhmQeZWGX0bHfilCODyDnA7x+ZYSqg8WeZzCuakNQ7R2itoL6+v/Aa915QzlD5 KCYghvlP2QdfrXMPOVXeymf4FqX7MIvea3uJ66v3J7JG/MZ3oUJg2CyOsjodPn9gDGbg f6YwodYr4mTXx8EEXobUumVYzlR3UfOfjKVNmrsecObxk93y1AYl7++vFUlNzTXfnsm/ Sqd0/tEfLqoKA7plapMqwuRHpsgCO9FvPHkBVA4ODj0+Oyd3fXYhV9nh1bkWhhpsfj9T bRcMDua4oADXL6P7y+vc2w2MVUoMaUpcQKZhzqB5SJTWxOty51pZWWpp6RUeizWxAORb 94pQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=mvcd9ngThpxLrtFTbDdkKkrSNgOr0gL9mj6TLYj8c1E=; b=DGfol0J1ul2r+4DXdLOGHfE+jiRtIgllPKUuucni1j/Yd3VlazafW85yN4WLF74/00 94B4BhjF1RHtnLIV1ItoAhmgk3loWWzMKfy1OCuXE2jPnvrY88pqjkxBmYkHin2B1N9V XEp2StbS1bbhnBPPQUWmdlaW9Ege9F9+e9k4Sig4FVy8iS9C46F4efwchBJg6quuNl72 bp1BMsy0mOuhS849T44gDO/fl1/M89tELXa1zGbW/KIlgyUoQNx23qHKQd5BqYtkZ2z5 /+mMpAZt+xSF71r/iKkxITB4HWgSgXob9xpWVRmcaqNYANq9S/G+x3RJyFFVMFbXxDCH onIw== X-Gm-Message-State: AOAM532BFeb0J7DngEuWAAx5uNwHU+49lTXYDRBPCGqrprgcHzLv2n0Z MQMu57c4mT+BP6ouNh3BatB492+YZjA= X-Google-Smtp-Source: ABdhPJyPEEM3uwI+14F/GcaQkIZFiVg8b/gFaExTo4fEZN82UcXuJo+oDGM2x2qEAfEXaFt3BExxpg== X-Received: by 2002:a05:6402:2754:b0:426:2f8c:c39 with SMTP id z20-20020a056402275400b004262f8c0c39mr1254855edd.224.1651267156571; Fri, 29 Apr 2022 14:19:16 -0700 (PDT) Received: from localhost.localdomain (93-42-70-190.ip85.fastwebnet.it. [93.42.70.190]) by smtp.googlemail.com with ESMTPSA id hx14-20020a170906846e00b006f3ef214db6sm990143ejc.28.2022.04.29.14.19.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Apr 2022 14:19:16 -0700 (PDT) From: Ansuel Smith To: Andy Gross , Bjorn Andersson , Manivannan Sadhasivam , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Ansuel Smith Subject: [PATCH 1/2] mtd: nand: raw: qcom_nandc: add support for unprotected spare data pages Date: Fri, 29 Apr 2022 23:16:29 +0200 Message-Id: <20220429211630.7812-2-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220429211630.7812-1-ansuelsmth@gmail.com> References: <20220429211630.7812-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org IPQ8064 nand have special pages where the spare data is not protected by ECC. These special page are used by boot partition and on reading them lots of warning are reported about wrong ECC data and if written to results in broken data and not bootable device. Under the hood these special page are just normal page with the spare data not protected by ECC. Add support for this by permitting the user to declare these special pages in dts by declaring offset and size of the partition. The driver internally will convert these value to nand pages. On user read/write the page is checked and if it's a boot page the correct configuration is applied. Signed-off-by: Ansuel Smith --- drivers/mtd/nand/raw/qcom_nandc.c | 148 +++++++++++++++++++++++++++++- 1 file changed, 143 insertions(+), 5 deletions(-) diff --git a/drivers/mtd/nand/raw/qcom_nandc.c b/drivers/mtd/nand/raw/qcom_nandc.c index 1a77542c6d67..ec11599ba689 100644 --- a/drivers/mtd/nand/raw/qcom_nandc.c +++ b/drivers/mtd/nand/raw/qcom_nandc.c @@ -80,8 +80,10 @@ #define DISABLE_STATUS_AFTER_WRITE 4 #define CW_PER_PAGE 6 #define UD_SIZE_BYTES 9 +#define UD_SIZE_BYTES_MASK GENMASK(18, 9) #define ECC_PARITY_SIZE_BYTES_RS 19 #define SPARE_SIZE_BYTES 23 +#define SPARE_SIZE_BYTES_MASK GENMASK(26, 23) #define NUM_ADDR_CYCLES 27 #define STATUS_BFR_READ 30 #define SET_RD_MODE_AFTER_STATUS 31 @@ -102,6 +104,7 @@ #define ECC_MODE 4 #define ECC_PARITY_SIZE_BYTES_BCH 8 #define ECC_NUM_DATA_BYTES 16 +#define ECC_NUM_DATA_BYTES_MASK GENMASK(25, 16) #define ECC_FORCE_CLK_OPEN 30 /* NAND_DEV_CMD1 bits */ @@ -418,6 +421,19 @@ struct qcom_nand_controller { const struct qcom_nandc_props *props; }; +/* + * NAND special boot pages + * + * @offset: offset of the page where spare data is not protected + * by ECC + * @size: size of the page where spare data is not protected + * by ECC + */ +struct qcom_nand_boot_page { + u32 offset; + u32 size; +}; + /* * NAND chip structure * @@ -444,6 +460,13 @@ struct qcom_nand_controller { * @cfg0, cfg1, cfg0_raw..: NANDc register configurations needed for * ecc/non-ecc mode for the current nand flash * device + * + * @unprotect_spare_data: keep track of the current ecc configuration used by + * the driver for read/write operation. + * @boot_pages_count: count of the boot pages where spare data is not + * protected by ECC + * @boot_pages: array of boot pages where offset and size of the + * boot pages are stored */ struct qcom_nand_host { struct nand_chip chip; @@ -466,6 +489,10 @@ struct qcom_nand_host { u32 ecc_bch_cfg; u32 clrflashstatus; u32 clrreadstatus; + + bool unprotect_spare_data; + int boot_pages_count; + struct qcom_nand_boot_page *boot_pages; }; /* @@ -475,6 +502,7 @@ struct qcom_nand_host { * @is_bam - whether NAND controller is using BAM * @is_qpic - whether NAND CTRL is part of qpic IP * @qpic_v2 - flag to indicate QPIC IP version 2 + * @has_boot_pages - whether NAND has different ecc settings for boot pages * @dev_cmd_reg_start - NAND_DEV_CMD_* registers starting offset */ struct qcom_nandc_props { @@ -482,6 +510,7 @@ struct qcom_nandc_props { bool is_bam; bool is_qpic; bool qpic_v2; + bool has_boot_pages; u32 dev_cmd_reg_start; }; @@ -1701,7 +1730,7 @@ qcom_nandc_read_cw_raw(struct mtd_info *mtd, struct nand_chip *chip, data_size1 = mtd->writesize - host->cw_size * (ecc->steps - 1); oob_size1 = host->bbm_size; - if (qcom_nandc_is_last_cw(ecc, cw)) { + if (qcom_nandc_is_last_cw(ecc, cw) && !host->unprotect_spare_data) { data_size2 = ecc->size - data_size1 - ((ecc->steps - 1) * 4); oob_size2 = (ecc->steps * 4) + host->ecc_bytes_hw + @@ -1782,7 +1811,7 @@ check_for_erased_page(struct qcom_nand_host *host, u8 *data_buf, } for_each_set_bit(cw, &uncorrectable_cws, ecc->steps) { - if (qcom_nandc_is_last_cw(ecc, cw)) { + if (qcom_nandc_is_last_cw(ecc, cw) && !host->unprotect_spare_data) { data_size = ecc->size - ((ecc->steps - 1) * 4); oob_size = (ecc->steps * 4) + host->ecc_bytes_hw; } else { @@ -1940,7 +1969,7 @@ static int read_page_ecc(struct qcom_nand_host *host, u8 *data_buf, for (i = 0; i < ecc->steps; i++) { int data_size, oob_size; - if (qcom_nandc_is_last_cw(ecc, i)) { + if (qcom_nandc_is_last_cw(ecc, i) && !host->unprotect_spare_data) { data_size = ecc->size - ((ecc->steps - 1) << 2); oob_size = (ecc->steps << 2) + host->ecc_bytes_hw + host->spare_bytes; @@ -2037,6 +2066,52 @@ static int copy_last_cw(struct qcom_nand_host *host, int page) return ret; } +static bool +qcom_nandc_is_boot_page(struct qcom_nand_host *host, int page) +{ + struct qcom_nand_boot_page *boot_page; + u32 start, end; + int i; + + for (i = 0; i < host->boot_pages_count; i++) { + boot_page = &host->boot_pages[i]; + start = boot_page->offset; + end = start + boot_page->size; + /* Boot page are at the start of the nand. + * Check the page from the boot page end first + * to save one extra check. + */ + if (page < end && page >= start) + return 1; + } + + return 0; +} + +static void +qcom_nandc_check_boot_pages(struct qcom_nand_host *host, int page) +{ + bool unprotect_spare_data = qcom_nandc_is_boot_page(host, page); + + /* Skip conf write if we are already in the correct mode */ + if (unprotect_spare_data == host->unprotect_spare_data) + return; + + host->unprotect_spare_data = unprotect_spare_data; + + host->cw_data = unprotect_spare_data ? 512 : 516; + host->spare_bytes = host->cw_size - host->ecc_bytes_hw - + host->bbm_size - host->cw_data; + + host->cfg0 &= ~(SPARE_SIZE_BYTES_MASK | UD_SIZE_BYTES_MASK); + host->cfg0 |= host->spare_bytes << SPARE_SIZE_BYTES | + host->cw_data << UD_SIZE_BYTES; + + host->ecc_bch_cfg &= ~ECC_NUM_DATA_BYTES_MASK; + host->ecc_bch_cfg |= host->cw_data << ECC_NUM_DATA_BYTES; + host->ecc_buf_cfg = (unprotect_spare_data ? 0x1ff : 0x203) << NUM_STEPS; +} + /* implements ecc->read_page() */ static int qcom_nandc_read_page(struct nand_chip *chip, uint8_t *buf, int oob_required, int page) @@ -2045,6 +2120,9 @@ static int qcom_nandc_read_page(struct nand_chip *chip, uint8_t *buf, struct qcom_nand_controller *nandc = get_qcom_nand_controller(chip); u8 *data_buf, *oob_buf = NULL; + if (host->boot_pages_count) + qcom_nandc_check_boot_pages(host, page); + nand_read_page_op(chip, page, 0, NULL, 0); data_buf = buf; oob_buf = oob_required ? chip->oob_poi : NULL; @@ -2064,6 +2142,9 @@ static int qcom_nandc_read_page_raw(struct nand_chip *chip, uint8_t *buf, int cw, ret; u8 *data_buf = buf, *oob_buf = chip->oob_poi; + if (host->boot_pages_count) + qcom_nandc_check_boot_pages(host, page); + for (cw = 0; cw < ecc->steps; cw++) { ret = qcom_nandc_read_cw_raw(mtd, chip, data_buf, oob_buf, page, cw); @@ -2084,6 +2165,9 @@ static int qcom_nandc_read_oob(struct nand_chip *chip, int page) struct qcom_nand_controller *nandc = get_qcom_nand_controller(chip); struct nand_ecc_ctrl *ecc = &chip->ecc; + if (host->boot_pages_count) + qcom_nandc_check_boot_pages(host, page); + clear_read_regs(nandc); clear_bam_transaction(nandc); @@ -2104,6 +2188,9 @@ static int qcom_nandc_write_page(struct nand_chip *chip, const uint8_t *buf, u8 *data_buf, *oob_buf; int i, ret; + if (host->boot_pages_count) + qcom_nandc_check_boot_pages(host, page); + nand_prog_page_begin_op(chip, page, 0, NULL, 0); clear_read_regs(nandc); @@ -2119,7 +2206,7 @@ static int qcom_nandc_write_page(struct nand_chip *chip, const uint8_t *buf, for (i = 0; i < ecc->steps; i++) { int data_size, oob_size; - if (qcom_nandc_is_last_cw(ecc, i)) { + if (qcom_nandc_is_last_cw(ecc, i) && !host->unprotect_spare_data) { data_size = ecc->size - ((ecc->steps - 1) << 2); oob_size = (ecc->steps << 2) + host->ecc_bytes_hw + host->spare_bytes; @@ -2176,6 +2263,9 @@ static int qcom_nandc_write_page_raw(struct nand_chip *chip, u8 *data_buf, *oob_buf; int i, ret; + if (host->boot_pages_count) + qcom_nandc_check_boot_pages(host, page); + nand_prog_page_begin_op(chip, page, 0, NULL, 0); clear_read_regs(nandc); clear_bam_transaction(nandc); @@ -2194,7 +2284,7 @@ static int qcom_nandc_write_page_raw(struct nand_chip *chip, data_size1 = mtd->writesize - host->cw_size * (ecc->steps - 1); oob_size1 = host->bbm_size; - if (qcom_nandc_is_last_cw(ecc, i)) { + if (qcom_nandc_is_last_cw(ecc, i) && !host->unprotect_spare_data) { data_size2 = ecc->size - data_size1 - ((ecc->steps - 1) << 2); oob_size2 = (ecc->steps << 2) + host->ecc_bytes_hw + @@ -2254,6 +2344,9 @@ static int qcom_nandc_write_oob(struct nand_chip *chip, int page) int data_size, oob_size; int ret; + if (host->boot_pages_count) + qcom_nandc_check_boot_pages(host, page); + host->use_ecc = true; clear_bam_transaction(nandc); @@ -2902,6 +2995,48 @@ static int qcom_nandc_setup(struct qcom_nand_controller *nandc) static const char * const probes[] = { "cmdlinepart", "ofpart", "qcomsmem", NULL }; +static int qcom_nand_host_parse_boot_pages(struct qcom_nand_controller *nandc, + struct qcom_nand_host *host, + struct device_node *dn) +{ + struct nand_chip *chip = &host->chip; + struct mtd_info *mtd = nand_to_mtd(chip); + struct qcom_nand_boot_page *boot_page; + struct device *dev = nandc->dev; + int pages_count, i, ret; + + if (!nandc->props->has_boot_pages) + return 0; + + pages_count = of_property_count_u32_elems(dn, "qcom,boot_pages"); + if (pages_count < 0) { + dev_err(dev, "Error parsing boot_pages. Ignoring."); + return 0; + } + + host->boot_pages_count = pages_count / 2; + host->boot_pages = devm_kcalloc(dev, host->boot_pages_count, + sizeof(*host->boot_pages), GFP_KERNEL); + if (!host->boot_pages) + return 0; + + ret = of_property_read_u32_array(dn, "qcom,boot_pages", (u32 *)host->boot_pages, + pages_count); + if (ret) { + dev_err(dev, "Error reading boot_pages. Ignoring."); + return 0; + } + + /* Convert offset to nand pages */ + for (i = 0 ; i < host->boot_pages_count; i++) { + boot_page = &host->boot_pages[i]; + boot_page->offset /= mtd->writesize; + boot_page->size /= mtd->writesize; + } + + return 0; +} + static int qcom_nand_host_init_and_register(struct qcom_nand_controller *nandc, struct qcom_nand_host *host, struct device_node *dn) @@ -2970,6 +3105,8 @@ static int qcom_nand_host_init_and_register(struct qcom_nand_controller *nandc, if (ret) nand_cleanup(chip); + qcom_nand_host_parse_boot_pages(nandc, host, dn); + return ret; } @@ -3135,6 +3272,7 @@ static int qcom_nandc_remove(struct platform_device *pdev) static const struct qcom_nandc_props ipq806x_nandc_props = { .ecc_modes = (ECC_RS_4BIT | ECC_BCH_8BIT), .is_bam = false, + .has_boot_pages = true, .dev_cmd_reg_start = 0x0, }; From patchwork Fri Apr 29 21:16:30 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christian Marangi X-Patchwork-Id: 12832838 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E417EC433FE for ; Fri, 29 Apr 2022 21:19:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237551AbiD2VWk (ORCPT ); Fri, 29 Apr 2022 17:22:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43248 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236993AbiD2VWi (ORCPT ); Fri, 29 Apr 2022 17:22:38 -0400 Received: from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com [IPv6:2a00:1450:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 401DD7CB1E; Fri, 29 Apr 2022 14:19:19 -0700 (PDT) Received: by mail-ej1-x62f.google.com with SMTP id i19so17626635eja.11; Fri, 29 Apr 2022 14:19:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=gyPvT6DKhtv2LPGNMnZpj5WqaEJs4Q758Rx/bvZztkE=; b=K3IcMyLBnInq9tUXoAQmLRUn1n0CcUvwxaNSopGX4VEgfzz8O0/XMIsrlCdyXQFbuv i2EzK7Mdscn59II/wyTd12IcePJebAc+XAiW5eFGoT+dPynWOjM0P7FLsQpXr1RxEQZu 6K6+ucWpN34OaMyZlRB1QmAcT6ekPsHvfQb03RzCKy1PEfJzLYlzGCIYuiupLtcYG4Gr LH+wJanQC4gj1TIPGX8oxglqFpSYwJq169oMaf1lp/Z9KUGJXrBEv1qtid1ZlFHcI3h3 JALgObBe9GLtLhUrgbQHIjliMjQmyJ8JQI9yMf5zWrAe/4C/pMk1djaSF9eTIGnFX6qK bhKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=gyPvT6DKhtv2LPGNMnZpj5WqaEJs4Q758Rx/bvZztkE=; b=sMfFFolvxk4/nFz0Iqc6V+KRsyI+ujPmjKESTb+r1ssSpSZw49bkNeUg+GD/1BGoZ4 MXQobToHzEiXNB6pI6KZY/Jx7RMaOa1PWlmlIpbKaWAe0cGPO7jCggZ2DqijnOR5wPyn 9qx9iZ4t9TfqeZ3ZKysPQq91qkEzmMkmKN/P6qLS5A543rAnibzIQPgLBka9ltp9oKrQ MBGWp8qtPnEp6R7njNjnMzKf3NTdQSoBwjJcrbjCkKp62kx0sJL5IXtC+vBJ6lETUDFM POPaf+8ukF4A9L3pTrfyKahk6Hr1gDIIDolOvTwU3yLf8ZjsMDvvsIXmVUyRs3xG4/mO Mnmg== X-Gm-Message-State: AOAM530Syz6NnUVn0QWOl3XN5uQILkcOCS7sED1gif5awNyj5+9RLNhu WVZlPvMWQ/RVL6KYeyU97ZU= X-Google-Smtp-Source: ABdhPJzPoQ/CPHg7g31DTKdKA5Cdrb5zHLXus8chii2zzudP/i37wdo/X/9NgP9i4O2ifmgOFtzLhg== X-Received: by 2002:a17:907:1c87:b0:6f0:29ea:cc01 with SMTP id nb7-20020a1709071c8700b006f029eacc01mr1139319ejc.671.1651267157597; Fri, 29 Apr 2022 14:19:17 -0700 (PDT) Received: from localhost.localdomain (93-42-70-190.ip85.fastwebnet.it. [93.42.70.190]) by smtp.googlemail.com with ESMTPSA id hx14-20020a170906846e00b006f3ef214db6sm990143ejc.28.2022.04.29.14.19.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Apr 2022 14:19:17 -0700 (PDT) From: Ansuel Smith To: Andy Gross , Bjorn Andersson , Manivannan Sadhasivam , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Ansuel Smith Subject: [PATCH 2/2] dt-bindings: mtd: qcom_nandc: document qcom,boot_pages binding Date: Fri, 29 Apr 2022 23:16:30 +0200 Message-Id: <20220429211630.7812-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220429211630.7812-1-ansuelsmth@gmail.com> References: <20220429211630.7812-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Document new qcom,boot_pages binding used to apply special read/write configuration to boot pages. QCOM apply a special configuration where spare data is not protected by ECC for some special pages (used for boot partition). Add Documentation on how to declare these special pages. Signed-off-by: Ansuel Smith --- .../devicetree/bindings/mtd/qcom,nandc.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/mtd/qcom,nandc.yaml b/Documentation/devicetree/bindings/mtd/qcom,nandc.yaml index 84ad7ff30121..ef243109689d 100644 --- a/Documentation/devicetree/bindings/mtd/qcom,nandc.yaml +++ b/Documentation/devicetree/bindings/mtd/qcom,nandc.yaml @@ -78,6 +78,17 @@ allOf: Must contain the ADM data type CRCI block instance number specified for the NAND controller on the given platform + qcom,boot_pages: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: + Some special page used by boot partition have spare data + not protected by ECC. Use this to declare these special page + by defining first the offset and then the size. + + It's in the form of + + Refer to the ipq8064 example on how to use this special binding. + - if: properties: compatible: @@ -135,6 +146,8 @@ examples: nand-ecc-strength = <4>; nand-bus-width = <8>; + qcom,boot_pages = <0x0 0x58a0000>; + partitions { compatible = "fixed-partitions"; #address-cells = <1>;