From patchwork Thu Sep 22 16:12:41 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 12985492 X-Patchwork-Delegate: lorenzo.pieralisi@arm.com Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 48536C54EE9 for ; Thu, 22 Sep 2022 16:13:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229488AbiIVQNw (ORCPT ); Thu, 22 Sep 2022 12:13:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41384 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229631AbiIVQNh (ORCPT ); Thu, 22 Sep 2022 12:13:37 -0400 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on062e.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0d::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C9FC7E05FC; Thu, 22 Sep 2022 09:13:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ifHuuc7KNr6tWy1qEQrF+OF1KzslSNTPClSvGmikEleC04mSWO38TODcPB/Xj+/8UBqEtoaSqedIsSZRWJFNx6yeGboRrOWdEYx7N5RyJTr9r7FhD6uhRD/3SV9iWtKK0vcwGWagUVbi2z9NiuATwa1jrg/SNajJCGoZjvXnL4dRp9UDJIOJuLqEo+oUU1t0BUMXlwMjSw3y4oUpzU2IzRTAOQG9ikjX0KX9I+sHq+x2fzOlhL+Y0hL54D3APozF2DVzy1EJjXRtopUqU1a6PqWMeZw0kaiAtX6xqj6hX8Ovn2qs/8lk7I2Tac5aQwF9pevGmuwrdEnApDcwBhpBpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wbNiVo7RZMy4Rlt7L0xulvmPhpNytBQxjbyUTmsqFR4=; b=Sy2g1xrQZpp1DL/0TfGxW3mWA/a9ejG2Mw6k64b+szoZHEIXaBLGcNxKTBe0l2iCcyOcmUy2jgi7YnOw5WS+zU4EM03ihgNYKm/vSnNYuNYdYyyFfux4wtl0pQx1THxS+oWxy4ului7fKbbqEo94em3tBjVOkmtYz9J/kGpA1PZ2dHkpYUyYzjr/vfShFsttsyLUAleF+MDv8mdgeYQJ4wXngCW/9qUjuuIPE8SxzA7Spm/aBedSOee/BpH6jk8RnJkbrjFpMHqHMGZ2/ODeZYFKsO3P+9C1J/FYSt9YJPlJ0gSFoOx7rtv7alt/gnRhVa+0IN18xVsbIUjzeamCyw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wbNiVo7RZMy4Rlt7L0xulvmPhpNytBQxjbyUTmsqFR4=; b=fXiCSG0ri7XEN84erq8iB4kTkbYyxADdVp9EdP/I5kGUEc1ikBo4gnw3hIYfD6SHDwpuegIQYe+C0ha9BtH6qQlPnMOKGncS3ulY+/4DoFBVUY5ITr4PvcJLfM0va/8WX8w6vchSSnBi0GgSSHar1uLC9BnsnyUs2/34kHlGV/8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) by AS8PR04MB7541.eurprd04.prod.outlook.com (2603:10a6:20b:29a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Thu, 22 Sep 2022 16:13:31 +0000 Received: from DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428]) by DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428%5]) with mapi id 15.20.5654.018; Thu, 22 Sep 2022 16:13:31 +0000 From: Frank Li To: maz@kernel.org, tglx@linutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kw@linux.com, bhelgaas@google.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, jdmason@kudzu.us, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, ntb@lists.linux.dev, lznuaa@gmail.com, imx@lists.linux.dev, manivannan.sadhasivam@linaro.org Subject: [PATCH v12 1/6] platform-msi: export symbol platform_msi_create_irq_domain() Date: Thu, 22 Sep 2022 11:12:41 -0500 Message-Id: <20220922161246.20586-2-Frank.Li@nxp.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220922161246.20586-1-Frank.Li@nxp.com> References: <20220922161246.20586-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0016.namprd05.prod.outlook.com (2603:10b6:a03:254::21) To DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PR04MB8789:EE_|AS8PR04MB7541:EE_ X-MS-Office365-Filtering-Correlation-Id: e0cc468c-402b-4844-982f-08da9cb5640d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: KfBirGRdylp94F3zACM9lZ7+iFldMR/w0D3UAB+BUzynJZTGiEXMYuZjjfB9aQobcdPbJ8SKZRKPH7KHCMHiDKszwUT6Ar4TRggqvWT7RR46KWktUPtD3bfVs0QqKlbIx1qV37wAiX1ZmVkqAT6i2mfyVUZqssRVGGVyoAD4S7XIDlyqKy1C4CbRHd63LebLHJ0bx+LPACggbdD3hVf3e50VRX6l9ulGQmo52vT+jDhVEBz8+925NIqAUr9yL1oDhl0Eh1RTr/Dkthlbni0Zdb2R/3Pn1o+ZQEiRGkyru7AtT+uzgeLvHUPsxBes7GVqFHUC8avDGxuCaOtd9ZdEDlqeharBuUmxWmFt04HkAPq9uSXa8iiUhprO0k7zcW4UBiQa9qwuflJMDVCzLJtFkDBQLtIrWW+9/4ciuiaN1+L1esfjfp7fTwzjj5WhQpayJcC5bx/LH0giqZFtPtXudNhBto277r/kk9sNl/7lHtb1PIlOqmftaAH+1VeDemdyHeRfUdCQG4orEQvdrSm79csGOVzok0203CXfVtLcVeZM2JbF5fwpqX9BiEjoPtnZ2xKYfa97B/VNLkw2IYRmUJ+3wXWbMZmk8+sr+6kfGk7WvMG8QlWwgid/59qQIbST9kxP6B6RRjmIOifEB6vkrf+xJ4BYi7EIdrpAyGArwQJxcoytG86xm3c8bvfPBylUoIwiQrgowtxjYJIoOk8agzXgW0W9YgPQMPFOH+VIOCmjRMwoS2zPspUySaMHz+MJRiXUk8pz3F21skLmCmKtlA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU2PR04MB8789.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(366004)(396003)(376002)(346002)(136003)(451199015)(1076003)(2616005)(6512007)(186003)(38100700002)(52116002)(66556008)(38350700002)(4744005)(66476007)(8936002)(5660300002)(41300700001)(478600001)(2906002)(6506007)(6486002)(26005)(7416002)(6666004)(66946007)(4326008)(8676002)(36756003)(316002)(86362001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: gp3dAyYHiVW6fKfIyZcl/WKR01XnpFjl8YUuRiAlqaxLEq2VWU2sswYKPM1Aecv5RKvAB77+sc7rdfOeWO+YJ6o9gv5ZOyNsYkdLiLjcco2JFasmlYN1RWajBS+aiUi3zAeyt+E48YVGHwTmJi+8dUg+/xAFBWnVXwJ+luVcwsEvrl9xUmGZn90y8q48vfYzPaDRfhjdqmC8zvjb51zqA+cmP/I72V4DZPWKMiymhgE2RTmXENA3zGNhiJuFF/ZBBz8qwc1vJ2kQ3Pyel8NdbfDjz9H5ZfP5E0unagbZlPtKqcVbT265Nkf5y8WdsEBD2qXVRNoZWeC5R41dbSTh8dhF2q1LbGi82wFTeZChfdqoDz142VtLtLMr130CBdcsNJdJnMjQNvgbOqexKLD/PfQfcb8Kk7eXVf1S6rVILnNYz/5RqojSmMs5DUQG0YNkBBhEHKfbnC7WFnt83IGkxVKU7/NCAqwbNn2qgSmYnK9VIFkBHfydsZptZAhMp9v86TFBwtpgHwSYmN1Qps6FS+jWScY8njmJ/TIclaHAm2pDE9O2KBLbZht1mOOmVO6+hRAdhBP1Z8MCbt8jgWNsZNsb1kqvP8MxSilOF62EP2nJAV6hp1+y5qKjMAv8t4WcFvwX9l043HlRVa/P5fFNwmVg+vI6zAQzlQYk+r8Ypdv2FzVjwLVG5i0zK/iQSdPjjLD4RzM3oOaUeNqGQYnY+n/GOAXkkEiNqqPQNU1B2V9dM+senYWQSIrxAA8BwE2irU8zdmRtw533wXgHmFYsvkxlV4pdCoaWNyIg1vW9jCFEdftsS8UOZXOl5oCMJq11NJXMOnM6IjT1CwlQ1kAm+n1ZZDYZ93nC/y+bUXGPUDS0NLSE7UHNY3Pud0VcWI0nEAio+ElebiTxAX6kL/xPJwEU2Y6pC+MXJ19Vbm0v7gwZYmMjupf4tGlBTx1qfAUG8TOUz2ffFFQgKc8Mv6T1Lcnr8/KOc7radK2IkWkMUPwBYxC8hY6Yd+9hJLjAU6mU0TD5/vSHyBuUu5aeOv70f4xKlwT0SnWCe0559HWNFpJNXS/hs/0o/y3sjUkq5o3NPwJB8rN3GxJxBRezIwjvDdW+XBXosxZW4wcBQ0br15vsfwKMw7LwhKQDOAu0plG0JjZbXIk0RAnIPbK8xGWKrybUYnRzksvhKA81JdVqFKES8/N5S7bwLBihx+NuKmsakPNAR+n/lAHpZGvirYLIq22gmTECOyM83Xyyz1X9LR9HNdBgaWKRFCAuEf73iCIpL7HBlg7CKbxV5XycKicgjkRGp2k2VI6f8dh3tWX5+sdz/LCxVMFeCIkGr46uEAc1vJ8tolLBWHO/72WcuWVgbRj0y4DNkzn+HxpH43DiRVtzokPkiCIYN2va+5xhCMi8mjTbZupESXmA2CD9hrAbHDVxK4V4HuDtvai7/xgFmYgW3mAtBJab8C0aZJnP2Izb0+/oLhnprf1YVTJ9/SEqZCwSspa8iILQMWhXAgE4TSWwag3yk0B1KdTb2A7hv0URU87zGoIEKRILods5w4rZgARKgjbLyAbEkmd9pBqYzKuAwQpvkUT+4m4/omaU3VhN X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e0cc468c-402b-4844-982f-08da9cb5640d X-MS-Exchange-CrossTenant-AuthSource: DU2PR04MB8789.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Sep 2022 16:13:31.1877 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: aZflUDKhk899NanA7hPlAldQZZCN+4iKmx+0TOO7wkUZvzwLafSG2OmHT+vmFTU0p2kBjOzeE+vAlA/w3y9m2Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7541 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org Make platform msi irqchip driver can be built as module Signed-off-by: Frank Li --- drivers/base/platform-msi.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/base/platform-msi.c b/drivers/base/platform-msi.c index 296ea673d6615..12b044151298b 100644 --- a/drivers/base/platform-msi.c +++ b/drivers/base/platform-msi.c @@ -138,6 +138,7 @@ struct irq_domain *platform_msi_create_irq_domain(struct fwnode_handle *fwnode, return domain; } +EXPORT_SYMBOL_GPL(platform_msi_create_irq_domain); static int platform_msi_alloc_priv_data(struct device *dev, unsigned int nvec, irq_write_msi_msg_t write_msi_msg) From patchwork Thu Sep 22 16:12:42 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 12985493 X-Patchwork-Delegate: lorenzo.pieralisi@arm.com Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 74302C6FA91 for ; Thu, 22 Sep 2022 16:13:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231795AbiIVQNx (ORCPT ); Thu, 22 Sep 2022 12:13:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41438 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231863AbiIVQNm (ORCPT ); Thu, 22 Sep 2022 12:13:42 -0400 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70078.outbound.protection.outlook.com [40.107.7.78]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8F44CE9CC0; Thu, 22 Sep 2022 09:13:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Y/zmo8Nk6x0zeVyTS2LCv3zy/+gX4aw8l5Al3R+OD8y1KccmFGqMMQKlDt2LRxzqSE7Y1a8HqgQH0aTbcSAVAfhB/U/4rNC1Ih8MmspLJauppdj+RPdiOUod3q+WW7/YUHl1WwyEPdjRNjcfrcAEB8FnNYzKWSk4TurGCjaR7oSd1oxGqKxZ4iEYHsbCGWNwwgTftwInJOtVIjWz3vEBgsnKyNL/3K//j4CVXuaoFWJbUZw7iZAKxyAMjIT7TTMgKuA2PwHcp04OmA9lT9fwPBmGzqGKkem1k5Q1+UB3zTu9jAjpoxY0do94FP5lMPFSmWDesW9nClSlZPHjZ0dTkg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=PxyZmoQ4HPxt9JAZN3QVzBllZWpIazPpqniEWrzTllw=; b=lwmFVn1dPzp/4W8qRptzTeZ34eI9wcC+7avtmekKhXQfEeLwe3jeertrZqwttL2eBOPG45qpxzbVn3GNM0ItqDDhWvYrj4heGpqHH97k9RuEkVxApRhbeUwRSvyl0khyRggdp3Ydg7zPx1KymICsibN86VujQfNe7q+27D+DTHKey88Oo/yiA0QF6oCNv3B2UGTRlC0ZoC1Y3WpRwLn7FONniteIbE0DxmOwW6Y7nfR3ePge13h+7wpLV2zD23zGaXbuyoODDwRsFXDJTv7o14itHp99UvuyNfZzjEwGFWSKzLFMwhPoF47NqmlODvlw2yFrLJRX2cy2AMybn8qDMQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PxyZmoQ4HPxt9JAZN3QVzBllZWpIazPpqniEWrzTllw=; b=Gv510G6rttoH24tUin5V31cUqP90ba1iRhuzMoKOxO6sWJrMTVurg3rKb7XcPpoliiCQ5Z342CzfdPjfxcF4uGv6ZXdV/2e7R4NCTtj1w5pG2Ho+JTdrafxf6FIPKE9s04Khe74IC4ZErnmYA2hIb53J3kVhwKZgGbEw/Z3stsc= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) by AS8PR04MB7541.eurprd04.prod.outlook.com (2603:10a6:20b:29a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Thu, 22 Sep 2022 16:13:37 +0000 Received: from DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428]) by DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428%5]) with mapi id 15.20.5654.018; Thu, 22 Sep 2022 16:13:37 +0000 From: Frank Li To: maz@kernel.org, tglx@linutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kw@linux.com, bhelgaas@google.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, jdmason@kudzu.us, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, ntb@lists.linux.dev, lznuaa@gmail.com, imx@lists.linux.dev, manivannan.sadhasivam@linaro.org Subject: [PATCH v12 2/6] irqchip: allow pass down .pm field at IRQCHIP_PLATFORM_DRIVER_END Date: Thu, 22 Sep 2022 11:12:42 -0500 Message-Id: <20220922161246.20586-3-Frank.Li@nxp.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220922161246.20586-1-Frank.Li@nxp.com> References: <20220922161246.20586-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0016.namprd05.prod.outlook.com (2603:10b6:a03:254::21) To DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PR04MB8789:EE_|AS8PR04MB7541:EE_ X-MS-Office365-Filtering-Correlation-Id: 719e01a0-125a-4322-b7ff-08da9cb56752 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: yqkv+tJ5EVWUQq+hpZ0ScwAm4pOWAX/lAjEjunloBGrNIHBatfB7JtOQIiFssTYqSBhnMEhZWr2txJ4A+T10646hblJXT1yzQpT88BfWnj5gsYnVVhRTDJgl8ilC8tF8AvRZa09F3x+qnOuE8kWQj7WljvRLHXHAJfI8aPVB7GLhhQ/B3TFB9ym6GPRQcrer8TzXPX1qVB7zwUoNqifVYXYpTc2mxEUhtN4022nqO+G3nPZwTPcVAXtRJsk2bj8EkvfvJBSqhaR6/6DWpLVtZGOixSA5BNzo4NmeQUbREbv/L2uK+p9e7sU6nE4dQb/3V9pIny6tuuGO2/Hsx4imj21zSfmP6ZkrFptdrLdnaI4P/jsCZViFzO9ju4x1aOXqFAv9hJDcfqWGy9VbvSW9z8mBPdzRl1OjRmr+w4dufTUVt+ONIGmOFinDUH+vaLLlJ+vGbzuSbAQ7ii+NoXWQ96hkzT6b206PP3FttPRqZLSww5lkfduTnHMlUYUvSsMVsI0Dg9Pg2khdCaKW7CwieTxfeRDcvMe3ElHb6VCvC3iRxsycdUmN/o4WwEN7cbmbEicU2woeCgnEwXyNUEryDqRcE5gAlEwxxtrr0nj+vdLiAb4V+JOHmVMwojwugqTNe56AM+H9UlXUr8pE3SruSXX1+SDahjZbFz9AjMotpgczTPUi7bWjY+S2inxLGd0iY7A/fa5gZpS/zmcHm12+vww8zA3ceR1YiSw+bdnJbLRkrczGar1qxCNbVae5i1t8JqvSOHvsB0q8Qit5OmhiBw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU2PR04MB8789.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(366004)(396003)(376002)(346002)(136003)(451199015)(83380400001)(1076003)(2616005)(6512007)(186003)(38100700002)(52116002)(66556008)(38350700002)(66476007)(8936002)(5660300002)(41300700001)(478600001)(2906002)(6506007)(6486002)(26005)(7416002)(6666004)(66946007)(4326008)(8676002)(36756003)(316002)(86362001)(142923001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: qx7XT1iS+nM4vh1YwVjuPfuZl9pJ/hthUKpjnf2FG2uWx3D9B0RBlSpeYqgTk/UTnh+5QGqUJINmCphx64T52cS58zk3LpGYqy0uNtaJmmHCXG0Ta87y/8ZmO3+bjKGjptkEEmNzQStfVPKTtMHggEJqmCTn2ar+QvOQ0GFMUv2usaL2fJD+9//nCS5bpOMC3NOeXBjGoAiDPm+3FgaoC1WRpEZHHXyud/C6XBiR9MEZFYSAjOjf3R00jQVqu7LL/liB6MIQMTesbwnAAvH1iNB4cl0ALLUsvWY+iJLrg+J1V+6zYmbzLIpn8qsmWgn7RWOktYYlhvBXTiQqAldZDXkzrSKP1UMVo/fH8O5ft+6lGdtdlxQnDwZDnLVL5/NhNzwsBrYP67IemUWmOF/nWVvfW2Y8lsArAnXE/r62xn/xSyW/LqQnsdo6zge5OpKocseHxV+ZW699l1D+AjfGO6VkpjF3WsaHeP2F0Re4Ctz9ZRRUw0IMoWcCxvg+g79Q2iCNSo63N28zf9VV/06IadTQKd7mVsmaZqP3IFKjzUQ5nIcPopVei9wP23XL/ibHKWHq3EHbiUgPJN5TbJfqy+QsoXouJk8qQ/t+CswPIq0gRs2wDCcLPBBI+4Ue8YZVgp8jc1QSLLRqX1mU6QvDL5TF3n0YGCTpXHU6b1B9OTyhzO1vsjVrQIjiJAejCcPAIVleNfxjLT7gjAv3xdQ96jz1g2gbdDAANVUtn4fEuSbXQL6Zwr7C8bJliNMcVW4+hyUudhBJT7+T+sHL+COzqSI+sWXqP0GOgw7yWRm/Z2P8I4/ctssMzpwSq38bK+8qQWiOSBtjG0kz2+m43co2XaQid9oJPffykmftZIxuGOQnO4fK6XgtMmiSkEFoymc8uNL4kv6HTdaLW8oH20kVKvqepjoodjAbM0+VFt/BdrwhsTVObsPRrZMvHhI7SJ/JkdtbZdXVMTmW7lx64m1tg2vZIER5t5kaWPQa0uZUTcx9UuAuavsfUoQs1PTwrXcSJgjHltLaz2fjRV4PmGiN8uH+FO3m/2QIkKh8fZqsJ7o7/tNAwOJIfwaeYXrisODIn/EkGwjG5w52OfMr11lDeccbBnZ5kx+0CEa88jzoHkxgVjjfToC/KKUvp6KotHfu5lRxfmJqvTgTfcd3GmYOtGye8WTJJsPZgajDz6Bqwv/KLKmiQgEUZ2fblELQGpyyy9SZAQyP900ly1l1EqVRQUr6UxpEdRo+H8sEFe7caMIEVrWZK7BUbIyHaUQA9Pv10JwGT+qam38CsUH5LMldzFfcDzIEVW4qFfjGIeOUdXg7OtruXbXki/o/Bg1gKEdpBwNL8R4UPjJ1I4NkReKqc2/L3jFiRGEKKikSlMlAMOda9RLV69yncodqcnJTHxT1tDa30g84gkPISvRGJUwb3qvohfl987MrclOPpBCfHCOA1M0bqPAy8vCzGJYwdIqagNnz734/ckERTDF+8LIqjMbWJUfk0hWLdNF/hGwq4UOVYpv2tDYVX/WlY8lK3ZfHjMS7vLQsqIgHoRPdOUSFa433zrKvXWJfQ84Q6EKZYTj11JsKcdKK9/dPZmbLFXCO X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 719e01a0-125a-4322-b7ff-08da9cb56752 X-MS-Exchange-CrossTenant-AuthSource: DU2PR04MB8789.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Sep 2022 16:13:36.8927 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: roD2UeHIRIjoD2yvT04LsLQBure2KsG5l38w7MSghcMXElk4jsKWQum7RnslUIMcvPRdempkrY9IznYIVFDHrQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7541 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org IRQCHIP_PLATFORM_DRIVER_* compilation define platform_driver for irqchip. But can't set .pm field of platform_driver. Added variadic macros to set .pm field or other field if need. Signed-off-by: Frank Li --- include/linux/irqchip.h | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/include/linux/irqchip.h b/include/linux/irqchip.h index 3a091d0710ae1..d5e6024cb2a8c 100644 --- a/include/linux/irqchip.h +++ b/include/linux/irqchip.h @@ -44,7 +44,8 @@ static const struct of_device_id drv_name##_irqchip_match_table[] = { #define IRQCHIP_MATCH(compat, fn) { .compatible = compat, \ .data = typecheck_irq_init_cb(fn), }, -#define IRQCHIP_PLATFORM_DRIVER_END(drv_name) \ + +#define IRQCHIP_PLATFORM_DRIVER_END(drv_name, ...) \ {}, \ }; \ MODULE_DEVICE_TABLE(of, drv_name##_irqchip_match_table); \ @@ -56,6 +57,7 @@ static struct platform_driver drv_name##_driver = { \ .owner = THIS_MODULE, \ .of_match_table = drv_name##_irqchip_match_table, \ .suppress_bind_attrs = true, \ + __VA_ARGS__ \ }, \ }; \ builtin_platform_driver(drv_name##_driver) From patchwork Thu Sep 22 16:12:43 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 12985494 X-Patchwork-Delegate: lorenzo.pieralisi@arm.com Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6582CC6FA92 for ; Thu, 22 Sep 2022 16:13:56 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231896AbiIVQNy (ORCPT ); Thu, 22 Sep 2022 12:13:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41478 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231949AbiIVQNr (ORCPT ); Thu, 22 Sep 2022 12:13:47 -0400 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70048.outbound.protection.outlook.com [40.107.7.48]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A66B22C11A; Thu, 22 Sep 2022 09:13:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cJVWZfSHIB7jMsUf/vJxp+Nb165ccSAOQiqD4QqDDBYvIO6h1rAVptCypFPYlyc9Sfhl+qqKrtcUmTw7JbcnsunLy3mCpGhkxEaDOiQaDtUQ1tSqHONc3JV3LcTVMV+95+Ocm5z8olIudZTBXyauZpE7eK6ex6Wsdwd91vBnUeFOPBzmtOtHqnoPQpsqUf/NzTMUnVXzaXk5gmOf5B6fLJmg5ohHC5WxV4q+cPPa3HqNNPj2UhArYXQL+ax8mRGllXiPdkvr9vACnc7rLT3fVlWL6QuS+N0JDSJELY216gGvjU7Ra/uP3Kae66V4kDcQErREH4djV9JP+NMDnpcwpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=B4HRMT8VBwUQPFzZjEB0zfcN9N4fLgSj3bCnIo7hLnE=; b=j9bx4Mg00eehz1O4+BQIvIiTQYXBm0gjzjHkDYftGJnsE8+YdwtD7GTvj7nKZY6beQTHZcMdH1gSvPCZDj8C8Ibm/z3yWDqNVwLlLQzm7DAtKuLiB4/fI+1ZbQp/8Ug7/C9dJUPdab5IWej6nZ6CO1HJ7PlvVQ8CHQrOUfuINqbmS6VqpCF5DYzFDvPp1hh/IclZBmRHX4FUJptcofu/jj4V/bIw+aUWmWBQV8zU2aw9HW/KBbeVWZqQR1js/aEnS1+NIxcYYBh4xNMIZzD90Zmo9Gxu0WREpd3HAY05X974ZcvjL9W4m1WeiTBPCTqk4a4yflzGjI1sO2wELm3aMA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=B4HRMT8VBwUQPFzZjEB0zfcN9N4fLgSj3bCnIo7hLnE=; b=pf/QvUJp4OuKZcNo4GzgzIlltpnFVXU66B82AlpB3B8Ou9P8jjJtstuxgsoN42MG0gNTvs/GdZ3GgyEQ8oEHRf9xy1kSSvS2rp47w7aWXDXkrQfHnDaecn+X66kSbh54EjLkkA8w1Rhg07892kInHdIBDjlGoqCoPXreQ/Dr3O8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) by AS8PR04MB7541.eurprd04.prod.outlook.com (2603:10a6:20b:29a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Thu, 22 Sep 2022 16:13:42 +0000 Received: from DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428]) by DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428%5]) with mapi id 15.20.5654.018; Thu, 22 Sep 2022 16:13:42 +0000 From: Frank Li To: maz@kernel.org, tglx@linutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kw@linux.com, bhelgaas@google.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, jdmason@kudzu.us, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, ntb@lists.linux.dev, lznuaa@gmail.com, imx@lists.linux.dev, manivannan.sadhasivam@linaro.org Subject: [PATCH v12 3/6] irqchip: Add IMX MU MSI controller driver Date: Thu, 22 Sep 2022 11:12:43 -0500 Message-Id: <20220922161246.20586-4-Frank.Li@nxp.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220922161246.20586-1-Frank.Li@nxp.com> References: <20220922161246.20586-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0016.namprd05.prod.outlook.com (2603:10b6:a03:254::21) To DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PR04MB8789:EE_|AS8PR04MB7541:EE_ X-MS-Office365-Filtering-Correlation-Id: a8df3b00-8e72-4aa8-0e7e-08da9cb56ad6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: HItvM81GG5arGYsqwB1zY2juJtP4CD5nvebT8vCDCKPXN1wfitkB17KD6jSgQHf0pjxuipDHbBI2kZUbYn9ipv0wos4B86LC3ifWXsVtNDX21AtZMbOsb5Truu+ReM0dmIsv0yOtVYVGEo0FhsqvWZP4VDGAeXcjkOFTEpPZ66Jg7glv88Ia1F68loTbkNhtt11rkIWQ/hXqL1/mNjery7Oh3R0QHjbDdUNmBMvCOGTYJoDJ4IJ4qmWNJ4ItW0yYEhMOeJqSF4caijSmR9qMYTIflrO4ydHyPB2IO/s4jbYcM3zRdHb2N12WRsvL5Z5QuEf2DIjKJTz/lWPSAl0RurKFb3bD/BFbqisLlSkviw1U+MxrUJZ58UaVFVjVYQBV7B7EO+zW1vNL9XCW6tgH3JDOPn3XEIR47EOvmZA7cgqYrUxxAntAvsFPuSh92IObxQJBV5YMJ123bWoU34tmrfxHaDg/d1uV7Ysfdkh4SbU48vYDWA7VzYB3o7F/RyjwMREbtgkm+dxRJS9RIYzdKVxfdBeGvDhIBt9JzZRbXDY6/PTIz1uIqGHvqlaqfz4+3jb5Mv/7q3F7vNo+62xp8yZ/S1tIJCQjGGQ4GOX0Lbu2FKsNkn2SOTbLY0hII1GcPS2LTJROuPy755lN/T3CpWxSd4lqA+vD0SG/2ySuh7Wr0KTtpWbKuZZ6bxAcURs4M2RAwAmawT3garnePTDhF4+xhqtrnqUUtCe5Otp3uVR8xE+PiutmOggiP4Hfqqb45Ujj646pusbdf74SxnHHjw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU2PR04MB8789.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(366004)(396003)(376002)(346002)(136003)(451199015)(83380400001)(1076003)(2616005)(6512007)(186003)(38100700002)(52116002)(66556008)(30864003)(38350700002)(66476007)(8936002)(5660300002)(41300700001)(478600001)(2906002)(6506007)(6486002)(26005)(7416002)(66946007)(4326008)(8676002)(36756003)(316002)(86362001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 9dIMOeuTZjnB2ulLWaZEHFhwknpeaVq68XJs71id7X/eh3+QMTRUqNsJ3beF5FFL5ux+t6FMBMTuwfHczWE+xucP8ZAt4aNOC8FiuQUoHUgQUbFrxMIdbZrUmGQt7r7qG+yKHLUkW1ZSGuhrOoA/K6wyLqTJC0OsGNCxfws6rbUHEmOWVIEsr11Zwh67esvupDmX6QOZ3mosQd9yG4+1yoBQEqR7Z1wPLa7S5ptxpHkcwsayupCIOdufA/999uRu0pSaHG4ovukgRv8exOspiMkzL5DkKzIYwNf7CrJixaUKu8Wfn+nkcSsJJFdQxHUAWQOFQghgRsgYYFYtQjfoh0oe9A3uZnWJJN3APcDdxZEzC4tce4O47WkX/k21ssoP4IOhGeFQZpsq0p0w7eVsJumhmz8BdXDKfflE2Cz88nKikNFkphjPx55geoYSAkxALPL5o7TJ39caoQU7RTPUFr4KQQtykuBkwx237fujS2Hm0fzv3fkvXjfeZQAmv7o8LgKyLSguLjf+d8Sjv0QEarfhppnoHWUZfKdUdloSJS5q/PKcxtbvs1fSyWX5sarzQtE/6qI3jBjrnb5N7ireuXoW2IDTiJRD6Rw8Iy8bLf92bawaMSYnp3Q1c/aeXI6Dd5AWTgAdaQwq7T+lsbR6Rg4HGg6nHsDSQDU1iOOJaApMk7uKyllG8e44LchBhNVov6hXGSEdzTNgOau5jsA09Ese5r6qs8/90jlpOGX39HR8pzr76/KgeFx2RbCsD3FGCBUZndmkUl8n2LcfqSYcfTzJufcpXvGh6Dkv84Xme4V5HqB2u97n1U+/r49091mE2qY9ixhYjGNkz+F5BAPV3jSwVqwlJU5GgwwX1B6l/cN5Nyd6ROulOd+MjyDaWhsJNg0nHYymQG7BEuNR+4lJJjpG+0i9+rIZ6uXey1OVjySWgAJyLltI6/nT88ytvctiwBQeOdUGiUhVQ7xkyAqtREcVhTKoOA8jyqYKXeSGZpUc0rzL0dnaa6vH+eLKlv/4T/6gMQMmdtHPXrqGqXCtmaHRfnA6DKTahYNMziVghb/hydiy001FEgVfLJN4ixQE/9cj5t7ux9T760hpVvyOVvWAnAUVDYCBdE8sm4xII6khehv69UaVqyrMF29RacNVQBvk5issquixfrIVBQPifjXvnaWqxA9QZXHdffybKulEt4lYVhUnqRu0pPrOyru4myWdXjjHIq6eMHLIt1fs8aW/6JdLSKCN7S+A0S0Hi1UwCvH4CoAoSWcPZ4UFZs1mOGHwJfiqH7yKHYPOloZOjNddTafUsqO5s3TRkvCYoix5LsZssi8LT1jqLkQI5jqKXj/ARUwaYViGQlkE0O/hmmuy5VUGe19xKHpVAcgmB9OZWUxZ3T60kwbba6Ck6C++qVj7KJDtC+mICoxlgahuTzeaEde2LtP6aeugVyIc2PsYgK3fuu6QR3Naq0Cx6Vj5LM9XBGJLj8t5p5VHZxXj9TR0PNQgUzuBhf3d9iCVIOUwT9g6YuVWQrmUqMmF2tnDUrkLccyfug+PeIU+EfnrVSOW7uj5Xq8laikoIOgkyZAaqRb/eCSslbAZlsv7sjzN X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a8df3b00-8e72-4aa8-0e7e-08da9cb56ad6 X-MS-Exchange-CrossTenant-AuthSource: DU2PR04MB8789.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Sep 2022 16:13:42.6615 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 2yqPakgEbAho/6LrcE8BTVAmEivIu/L9ls6oeypoo4KHMSam+eAo0+YBCOw0AoF1eCf0443OOGs2hwxSG4L10w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7541 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org The MU block found in a number of Freescale/NXP SoCs supports generating IRQs by writing data to a register. This enables the MU block to be used as a MSI controller, by leveraging the platform-MSI API. Signed-off-by: Frank Li --- drivers/irqchip/Kconfig | 14 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-imx-mu-msi.c | 455 +++++++++++++++++++++++++++++++ 3 files changed, 470 insertions(+) create mode 100644 drivers/irqchip/irq-imx-mu-msi.c diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 5e4e50122777d..b9adc698ef0fc 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -470,6 +470,20 @@ config IMX_INTMUX help Support for the i.MX INTMUX interrupt multiplexer. +config IMX_MU_MSI + tristate "i.MX MU used as MSI controller" + depends on OF && HAS_IOMEM + default m if ARCH_MXC + select IRQ_DOMAIN + select IRQ_DOMAIN_HIERARCHY + select GENERIC_MSI_IRQ_DOMAIN + help + Provide a driver for the MU block used as a CPU-to-CPU MSI + controller. This requires a specially crafted DT to make use + of this driver. + + If unsure, say N + config LS1X_IRQ bool "Loongson-1 Interrupt Controller" depends on MACH_LOONGSON32 diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 5d8e21d3dc6d8..870423746c783 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -98,6 +98,7 @@ obj-$(CONFIG_RISCV_INTC) += irq-riscv-intc.o obj-$(CONFIG_SIFIVE_PLIC) += irq-sifive-plic.o obj-$(CONFIG_IMX_IRQSTEER) += irq-imx-irqsteer.o obj-$(CONFIG_IMX_INTMUX) += irq-imx-intmux.o +obj-$(CONFIG_IMX_MU_MSI) += irq-imx-mu-msi.o obj-$(CONFIG_MADERA_IRQ) += irq-madera.o obj-$(CONFIG_LS1X_IRQ) += irq-ls1x.o obj-$(CONFIG_TI_SCI_INTR_IRQCHIP) += irq-ti-sci-intr.o diff --git a/drivers/irqchip/irq-imx-mu-msi.c b/drivers/irqchip/irq-imx-mu-msi.c new file mode 100644 index 0000000000000..4bb9456ba4820 --- /dev/null +++ b/drivers/irqchip/irq-imx-mu-msi.c @@ -0,0 +1,455 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Freescale MU used as MSI controller + * + * Copyright (c) 2018 Pengutronix, Oleksij Rempel + * Copyright 2022 NXP + * Frank Li + * Peng Fan + * + * Based on drivers/mailbox/imx-mailbox.c + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define IMX_MU_CHANS 4 + +enum imx_mu_xcr { + IMX_MU_GIER, + IMX_MU_GCR, + IMX_MU_TCR, + IMX_MU_RCR, + IMX_MU_xCR_MAX, +}; + +enum imx_mu_xsr { + IMX_MU_SR, + IMX_MU_GSR, + IMX_MU_TSR, + IMX_MU_RSR, + IMX_MU_xSR_MAX +}; + +enum imx_mu_type { + IMX_MU_V2 = BIT(1), +}; + +/* Receive Interrupt Enable */ +#define IMX_MU_xCR_RIEn(data, x) ((data->cfg->type) & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x)))) +#define IMX_MU_xSR_RFn(data, x) ((data->cfg->type) & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x)))) + +struct imx_mu_dcfg { + enum imx_mu_type type; + u32 xTR; /* Transmit Register0 */ + u32 xRR; /* Receive Register0 */ + u32 xSR[IMX_MU_xSR_MAX]; /* Status Registers */ + u32 xCR[IMX_MU_xCR_MAX]; /* Control Registers */ +}; + +struct imx_mu_msi { + raw_spinlock_t lock; + struct irq_domain *msi_domain; + void __iomem *regs; + phys_addr_t msiir_addr; + const struct imx_mu_dcfg *cfg; + unsigned long used; + struct clk *clk; +}; + +static void imx_mu_write(struct imx_mu_msi *msi_data, u32 val, u32 offs) +{ + iowrite32(val, msi_data->regs + offs); +} + +static u32 imx_mu_read(struct imx_mu_msi *msi_data, u32 offs) +{ + return ioread32(msi_data->regs + offs); +} + +static u32 imx_mu_xcr_rmw(struct imx_mu_msi *msi_data, enum imx_mu_xcr type, u32 set, u32 clr) +{ + unsigned long flags; + u32 val; + + raw_spin_lock_irqsave(&msi_data->lock, flags); + val = imx_mu_read(msi_data, msi_data->cfg->xCR[type]); + val &= ~clr; + val |= set; + imx_mu_write(msi_data, val, msi_data->cfg->xCR[type]); + raw_spin_unlock_irqrestore(&msi_data->lock, flags); + + return val; +} + +static void imx_mu_msi_parent_mask_irq(struct irq_data *data) +{ + struct imx_mu_msi *msi_data = irq_data_get_irq_chip_data(data); + + imx_mu_xcr_rmw(msi_data, IMX_MU_RCR, 0, IMX_MU_xCR_RIEn(msi_data, data->hwirq)); +} + +static void imx_mu_msi_parent_unmask_irq(struct irq_data *data) +{ + struct imx_mu_msi *msi_data = irq_data_get_irq_chip_data(data); + + imx_mu_xcr_rmw(msi_data, IMX_MU_RCR, IMX_MU_xCR_RIEn(msi_data, data->hwirq), 0); +} + +static void imx_mu_msi_parent_ack_irq(struct irq_data *data) +{ + struct imx_mu_msi *msi_data = irq_data_get_irq_chip_data(data); + + imx_mu_read(msi_data, msi_data->cfg->xRR + data->hwirq * 4); +} + +static struct irq_chip imx_mu_msi_irq_chip = { + .name = "MU-MSI", + .irq_ack = irq_chip_ack_parent, +}; + +static struct msi_domain_ops imx_mu_msi_irq_ops = { +}; + +static struct msi_domain_info imx_mu_msi_domain_info = { + .flags = (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS), + .ops = &imx_mu_msi_irq_ops, + .chip = &imx_mu_msi_irq_chip, +}; + +static void imx_mu_msi_parent_compose_msg(struct irq_data *data, + struct msi_msg *msg) +{ + struct imx_mu_msi *msi_data = irq_data_get_irq_chip_data(data); + u64 addr = msi_data->msiir_addr + 4 * data->hwirq; + + msg->address_hi = upper_32_bits(addr); + msg->address_lo = lower_32_bits(addr); + msg->data = data->hwirq; +} + +static int imx_mu_msi_parent_set_affinity(struct irq_data *irq_data, + const struct cpumask *mask, bool force) +{ + return -EINVAL; +} + +static struct irq_chip imx_mu_msi_parent_chip = { + .name = "MU", + .irq_mask = imx_mu_msi_parent_mask_irq, + .irq_unmask = imx_mu_msi_parent_unmask_irq, + .irq_ack = imx_mu_msi_parent_ack_irq, + .irq_compose_msi_msg = imx_mu_msi_parent_compose_msg, + .irq_set_affinity = imx_mu_msi_parent_set_affinity, +}; + +static int imx_mu_msi_domain_irq_alloc(struct irq_domain *domain, + unsigned int virq, + unsigned int nr_irqs, + void *args) +{ + struct imx_mu_msi *msi_data = domain->host_data; + unsigned long flags; + int pos, err = 0; + + WARN_ON(nr_irqs != 1); + + raw_spin_lock_irqsave(&msi_data->lock, flags); + pos = find_first_zero_bit(&msi_data->used, IMX_MU_CHANS); + if (pos < IMX_MU_CHANS) + __set_bit(pos, &msi_data->used); + else + err = -ENOSPC; + raw_spin_unlock_irqrestore(&msi_data->lock, flags); + + if (err) + return err; + + irq_domain_set_info(domain, virq, pos, + &imx_mu_msi_parent_chip, msi_data, + handle_edge_irq, NULL, NULL); + return 0; +} + +static void imx_mu_msi_domain_irq_free(struct irq_domain *domain, + unsigned int virq, unsigned int nr_irqs) +{ + struct irq_data *d = irq_domain_get_irq_data(domain, virq); + struct imx_mu_msi *msi_data = irq_data_get_irq_chip_data(d); + unsigned long flags; + + raw_spin_lock_irqsave(&msi_data->lock, flags); + __clear_bit(d->hwirq, &msi_data->used); + raw_spin_unlock_irqrestore(&msi_data->lock, flags); +} + +static const struct irq_domain_ops imx_mu_msi_domain_ops = { + .alloc = imx_mu_msi_domain_irq_alloc, + .free = imx_mu_msi_domain_irq_free, +}; + +static void imx_mu_msi_irq_handler(struct irq_desc *desc) +{ + struct imx_mu_msi *msi_data = irq_desc_get_handler_data(desc); + struct irq_chip *chip = irq_desc_get_chip(desc); + u32 status; + int i; + + status = imx_mu_read(msi_data, msi_data->cfg->xSR[IMX_MU_RSR]); + + chained_irq_enter(chip, desc); + for (i = 0; i < IMX_MU_CHANS; i++) { + if (status & IMX_MU_xSR_RFn(msi_data, i)) + generic_handle_domain_irq(msi_data->msi_domain, i); + } + chained_irq_exit(chip, desc); +} + +static int imx_mu_msi_domains_init(struct imx_mu_msi *msi_data, struct device *dev) +{ + struct fwnode_handle *fwnodes = dev_fwnode(dev); + struct irq_domain *parent; + + /* Initialize MSI domain parent */ + parent = irq_domain_create_linear(fwnodes, + IMX_MU_CHANS, + &imx_mu_msi_domain_ops, + msi_data); + if (!parent) { + dev_err(dev, "failed to create IRQ domain\n"); + return -ENOMEM; + } + + irq_domain_update_bus_token(parent, DOMAIN_BUS_NEXUS); + + msi_data->msi_domain = platform_msi_create_irq_domain(fwnodes, + &imx_mu_msi_domain_info, + parent); + + if (!msi_data->msi_domain) { + dev_err(dev, "failed to create MSI domain\n"); + irq_domain_remove(parent); + return -ENOMEM; + } + + irq_domain_set_pm_device(msi_data->msi_domain, dev); + + return 0; +} + +/* Register offset of different version MU IP */ +static const struct imx_mu_dcfg imx_mu_cfg_imx6sx = { + .type = 0, + .xTR = 0x0, + .xRR = 0x10, + .xSR = { + [IMX_MU_SR] = 0x20, + [IMX_MU_GSR] = 0x20, + [IMX_MU_TSR] = 0x20, + [IMX_MU_RSR] = 0x20, + }, + .xCR = { + [IMX_MU_GIER] = 0x24, + [IMX_MU_GCR] = 0x24, + [IMX_MU_TCR] = 0x24, + [IMX_MU_RCR] = 0x24, + }, +}; + +static const struct imx_mu_dcfg imx_mu_cfg_imx7ulp = { + .type = 0, + .xTR = 0x20, + .xRR = 0x40, + .xSR = { + [IMX_MU_SR] = 0x60, + [IMX_MU_GSR] = 0x60, + [IMX_MU_TSR] = 0x60, + [IMX_MU_RSR] = 0x60, + }, + .xCR = { + [IMX_MU_GIER] = 0x64, + [IMX_MU_GCR] = 0x64, + [IMX_MU_TCR] = 0x64, + [IMX_MU_RCR] = 0x64, + }, +}; + +static const struct imx_mu_dcfg imx_mu_cfg_imx8ulp = { + .type = IMX_MU_V2, + .xTR = 0x200, + .xRR = 0x280, + .xSR = { + [IMX_MU_SR] = 0xC, + [IMX_MU_GSR] = 0x118, + [IMX_MU_GSR] = 0x124, + [IMX_MU_RSR] = 0x12C, + }, + .xCR = { + [IMX_MU_GIER] = 0x110, + [IMX_MU_GCR] = 0x114, + [IMX_MU_TCR] = 0x120, + [IMX_MU_RCR] = 0x128 + }, +}; + +static int __init imx_mu_of_init(struct device_node *dn, + struct device_node *parent, + const struct imx_mu_dcfg *cfg) +{ + struct platform_device *pdev = of_find_device_by_node(dn); + struct device_link *pd_link_a; + struct device_link *pd_link_b; + struct imx_mu_msi *msi_data; + struct resource *res; + struct device *pd_a; + struct device *pd_b; + struct device *dev; + int ret; + int irq; + + dev = &pdev->dev; + + msi_data = devm_kzalloc(&pdev->dev, sizeof(*msi_data), GFP_KERNEL); + if (!msi_data) + return -ENOMEM; + + msi_data->cfg = cfg; + + msi_data->regs = devm_platform_ioremap_resource_byname(pdev, "processor-a-side"); + if (IS_ERR(msi_data->regs)) { + dev_err(&pdev->dev, "failed to initialize 'regs'\n"); + return PTR_ERR(msi_data->regs); + } + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "processor-b-side"); + if (!res) + return -EIO; + + msi_data->msiir_addr = res->start + msi_data->cfg->xTR; + + irq = platform_get_irq(pdev, 0); + if (irq <= 0) + return -ENODEV; + + platform_set_drvdata(pdev, msi_data); + + msi_data->clk = devm_clk_get(dev, NULL); + if (IS_ERR(msi_data->clk)) + return PTR_ERR(msi_data->clk); + + pd_a = dev_pm_domain_attach_by_name(dev, "processor-a-side"); + if (IS_ERR(pd_a)) + return PTR_ERR(pd_a); + + pd_b = dev_pm_domain_attach_by_name(dev, "processor-b-side"); + if (IS_ERR(pd_b)) + return PTR_ERR(pd_b); + + pd_link_a = device_link_add(dev, pd_a, + DL_FLAG_STATELESS | + DL_FLAG_PM_RUNTIME | + DL_FLAG_RPM_ACTIVE); + + if (!pd_link_a) { + dev_err(dev, "Failed to add device_link to mu a.\n"); + goto err_pd_a; + } + + pd_link_b = device_link_add(dev, pd_b, + DL_FLAG_STATELESS | + DL_FLAG_PM_RUNTIME | + DL_FLAG_RPM_ACTIVE); + + + if (!pd_link_b) { + dev_err(dev, "Failed to add device_link to mu a.\n"); + goto err_pd_b; + } + + ret = imx_mu_msi_domains_init(msi_data, dev); + if (ret) + goto err_dm_init; + + pm_runtime_enable(dev); + + irq_set_chained_handler_and_data(irq, + imx_mu_msi_irq_handler, + msi_data); + + return 0; + +err_dm_init: + device_link_remove(dev, pd_b); +err_pd_b: + device_link_remove(dev, pd_a); +err_pd_a: + return -EINVAL; +} + +static int __maybe_unused imx_mu_runtime_suspend(struct device *dev) +{ + struct imx_mu_msi *priv = dev_get_drvdata(dev); + + clk_disable_unprepare(priv->clk); + + return 0; +} + +static int __maybe_unused imx_mu_runtime_resume(struct device *dev) +{ + struct imx_mu_msi *priv = dev_get_drvdata(dev); + int ret; + + ret = clk_prepare_enable(priv->clk); + if (ret) + dev_err(dev, "failed to enable clock\n"); + + return ret; +} + +static const struct dev_pm_ops imx_mu_pm_ops = { + SET_RUNTIME_PM_OPS(imx_mu_runtime_suspend, + imx_mu_runtime_resume, NULL) +}; + +static int __init imx_mu_imx7ulp_of_init(struct device_node *dn, + struct device_node *parent) +{ + return imx_mu_of_init(dn, parent, &imx_mu_cfg_imx7ulp); +} + +static int __init imx_mu_imx6sx_of_init(struct device_node *dn, + struct device_node *parent) +{ + return imx_mu_of_init(dn, parent, &imx_mu_cfg_imx6sx); +} + +static int __init imx_mu_imx8ulp_of_init(struct device_node *dn, + struct device_node *parent) +{ + return imx_mu_of_init(dn, parent, &imx_mu_cfg_imx8ulp); +} + +IRQCHIP_PLATFORM_DRIVER_BEGIN(imx_mu_msi) +IRQCHIP_MATCH("fsl,imx7ulp-mu-msi", imx_mu_imx7ulp_of_init) +IRQCHIP_MATCH("fsl,imx6sx-mu-msi", imx_mu_imx6sx_of_init) +IRQCHIP_MATCH("fsl,imx8ulp-mu-msi", imx_mu_imx8ulp_of_init) +IRQCHIP_PLATFORM_DRIVER_END(imx_mu_msi, .pm = &imx_mu_pm_ops) + + +MODULE_AUTHOR("Frank Li "); +MODULE_DESCRIPTION("Freescale MU MSI controller driver"); +MODULE_LICENSE("GPL"); From patchwork Thu Sep 22 16:12:44 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 12985495 X-Patchwork-Delegate: lorenzo.pieralisi@arm.com Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0D968C6FA93 for ; Thu, 22 Sep 2022 16:13:57 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231912AbiIVQN4 (ORCPT ); Thu, 22 Sep 2022 12:13:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41496 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232000AbiIVQNv (ORCPT ); Thu, 22 Sep 2022 12:13:51 -0400 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70087.outbound.protection.outlook.com [40.107.7.87]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AE46371BC6; Thu, 22 Sep 2022 09:13:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=OYkQOFSDGjHjRK6QHmgaQkVMq0OZrdpS/gNNoTrgLfeE3jUUByO3S0RNN6+Q31MQN8WvjXZFs74pqgFpUfh4eniyhuIdf8Ppo44trUkxZ+Q/L4dbmFQ1Zdsc9cHM6JbVLsEjlipdo6hsV+NznJQbsNwziPBfGjkyH4XhPvQh7+HJ0eycQPPI4QePo/8qd3QoyDxN4/EkJjzr3p7SB/YcyE3quGRhJWq8fxkPgPZDjr5Lec0m5S6KmykcaTeH1xyBg3/QdA7HKOkPB14AXIADE7S4qkX6P6tz6IllTRMNz+cQOJf3zDlbEEvwst3CbDK2y9OrJFL4QSkwPLDI1sC3bw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ankBqv4m+mipQUAqC6qml7eN2IMIGbUtiVkPxPMXbW0=; b=gtRbGtp7RfHJhir9674NQUtdtxoqbMLw8rwoEsvZLmaGx7cjkMvP3HYWd6hNqnL09Q+YFvwxhuXsmS/Pfmw8dBhmJuF53+J2SJ881jC2I4YnSLVCZUqK+fJoMdc4l5iUJdsHadsn4H/zpvA4lX7coIUlhRSh++10AEdR+XK2vif1IJ6rD9acKH4Y1aDhZxiKqJva9OSKcUG4Qo3uSz12LGxMm6f4tZYSaCtjSKAkVDiUF9iiN59Hzq8BNcSotZ2NRnLUTs9mtdn6bfM5tVBl16n2XDIGj2aa2OVyxlcsqSDO/UhtVZlFwMYumyIgAdpb+y8A9JzdcJPSqCYlAm8fmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ankBqv4m+mipQUAqC6qml7eN2IMIGbUtiVkPxPMXbW0=; b=S6qwR5wZxVoiuqOW+mygiKB7bucAZioLX3suoC9Bc45+NPOyT+KTczaiuZqLpN+uUhdfRRT0iNTYD13aInQP5rdOmipCWzTKEDPZooh7arkUr1UBUR3DUKpPW9IRc6ykHjjcCcMn/hk5iaivMYrMkqiLocxzTSZmvMjcORveiKM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) by AS8PR04MB7541.eurprd04.prod.outlook.com (2603:10a6:20b:29a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Thu, 22 Sep 2022 16:13:48 +0000 Received: from DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428]) by DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428%5]) with mapi id 15.20.5654.018; Thu, 22 Sep 2022 16:13:48 +0000 From: Frank Li To: maz@kernel.org, tglx@linutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kw@linux.com, bhelgaas@google.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, jdmason@kudzu.us, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, ntb@lists.linux.dev, lznuaa@gmail.com, imx@lists.linux.dev, manivannan.sadhasivam@linaro.org Subject: [PATCH v12 4/6] dt-bindings: irqchip: imx mu work as msi controller Date: Thu, 22 Sep 2022 11:12:44 -0500 Message-Id: <20220922161246.20586-5-Frank.Li@nxp.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220922161246.20586-1-Frank.Li@nxp.com> References: <20220922161246.20586-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0016.namprd05.prod.outlook.com (2603:10b6:a03:254::21) To DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PR04MB8789:EE_|AS8PR04MB7541:EE_ X-MS-Office365-Filtering-Correlation-Id: a48cd936-2f43-464e-c955-08da9cb56e37 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: aqqT1wUNLO9Z0QHJsFxDqYjIUTnEGuKoNwG7pLlqTS6gwPQUGTG48IMd4qWyEmMDqi0eRuHoOKfB+umfuxeuzmS2HyAsOap978ergdn2lh5y04i1IPWokHb3qxDUwZEUr2tZPX7SPQorNFA0oQUtwfCTQEyW+nplTD6BEbwW/hFTonUv5KoPuGBRJVtwm9y5D6mDA+9ZOEcb6BO+mxv72b8r5z8PlhCCyd4BDb8cJTeFTgbi+uhKl4HiXxJeADEJlmg0mKORthuBgUCYrMQgiB3VkKVoa+m0PfdMn4cm/I/Q2Np+1FaNadWYeKzqUMjIDTY1SbU5MRj6oaAl6rtPp9GZfi64FVzJZrPjuwI+jsJ6nlTO7tscTmO7QWxxUta8g18tlDNU1SnXx5rkMh6N1rWaaw+PTqN9UqiHB8ZcgS/8oTllBGGgcB6rhh/tK5Nn8DZJfM/G9msg8V23Fld0i7CiZdATio3m61em3PjSfmxmbRYYqb5E1Gsfn7eOM69WzyyYQe/5VgUYzeUy+aWjNZNnL8F7Gq0n5ta9plFQIuZMpfMP0zo/ix91PgBweKsl5X2JUR+hIk8G8xLhofYPfFBOB5oGHqev9Yu4oXdsDNoEYejk1qy/pV5UPEQYwh/RO/TBu7Xak966MeBQC2PuvDTudk7pzaaQp20PGcGtgO+GT/xh1HwMPTMlq7nY6c+zWWA5zWJKE+E9BwuGjjqq4ecoe/2VKeOACUPdcovaVzlb+w8CkHVyIZeeaqqUCsFA1ix3gpQUWSOiCZuXhjGiQjYqKr8XxBBRN01XiPYEMN14oRBxglNd75kiH0+4O2CQoLEcJphUmUdXeUyXM/+w1A== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU2PR04MB8789.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(366004)(396003)(376002)(346002)(136003)(451199015)(83380400001)(1076003)(2616005)(6512007)(186003)(38100700002)(52116002)(66556008)(38350700002)(66476007)(8936002)(5660300002)(41300700001)(478600001)(2906002)(6506007)(966005)(6486002)(26005)(7416002)(6666004)(66946007)(4326008)(8676002)(36756003)(316002)(86362001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: SipQilz8ezxIxfbGB+Jm5lAN9055kUbKP7M5R4DcxWLHe2mtRbkdFUgiYsFBb8Cjd1MifRYacmj8UwNMTiHBYH2755mG1E49pANWYOKfLrXM1U2T4aXa6wte3d5NQ2HUOoVrWuQl7VTky7CLSe8mDkBDoR5okMMLuVXdcUXg+rQeuWnm6vWmtGXd9whEWAMx/I9zwg4ZqaYyVyFDuawP+IjzwRGDv07T6mCXBtKIz8wYY8aQfHOfeNJrtYw2c/up1VK3OTt25Mh1e2wCa3MSBcnrcBrRS0jE2WznB4RclAI+E51ziRDA0zS5FNqYMreKJQNQQWVPj8rFTNKLXrN6+ZrtClM1zXgWCNRis7clywLx1sIGSsm1ULdWSm3IAnUeUYV8ksN5xQq43VMg42YhOeXAXXyt7T7NFSKpFlgjhqfBalJj4XVO8LCNs8pqpVLfMI2tqt0HOALA+PK1WDk/333279A2j+A3cNhcpjKz6DkN/iinXxNQMEVepl90PyvxjCNjYOMEztY7OKeDpycDvFxq3pm5pts2D/VJOXGDLcxstVOopP2sbAW4sSCghyydnNDKG1Gsu4BeA3w5ZqZpeGDbEjUS30/thrxrWr+4vGudYsPaIHxAD08bUIE4/11wQmEXnXnjpUuNBVLAcnSWg2CL2YgOXL0g46SEtz7nlbqLBpA67KYGkIveg0nEnrGcet4zKQvX99VMarrUotOKpUr9Cs81aPjEfmLvwcxzxLx6O/SJ+xisrAJ2rSWwhhWiLUN4vqIE4sv11SIrCZg/1c5t+eH/9ELVy17os3tBByDunjpQSET6R9z6tZruLz+3dE/I6PTb1d/uU568r2wyvPlKPatbq5NlQyHomYHuBBPz9xoZiOVk3aNI8TakQ+PJShCxphepJYhlkdGgUhZVssPSNV1GPe5MSUZlFFDHt4cklxldomrGvm2Oh9iHYceUnScw4eohgx3LubJNmlqKm+g98JjWhmJOV58a+SrKTXV/hexEAPEMn5S44EwWF/O8Phzck7g2eF9Cf3Wyw/5WOKD4UjoRWM6dTA4vUjVs3oJSVZhVoGc3CCSHZ+mhJsPt0z5IKK9xAFXe6Mgrwnv3LX25oVDPdPhA/7X4m58aZb3f+Ce1mHaP4TsuRRIqBEjTmzTLs/icKv/7CFF+fYBpQuptVNNWM567ubQA2bVfK6A2Qwi4ooZ10pqt/k15LAz4ToqooUSNSd0jMp10DHl6nS3OBDRIkV42R3RGr2ycPkwHMR6Juu9YJQsoEdaFJW9IxDricZscjgw1TdBSprDfgYUWvHaKMgA7ZD2Iu4ZuIxoYfH4a1v3M+o9yMt3vbcoNLm6uK79s//c1K0bsGp7MAKQrUejXBF9dMTfi8Mvp73tvFPixakX/vV7TXjyGQNYbR8BK+4DTAJQ1AFC4iTdq5YBocXXhyY2HtZ7x7dzDHAIzILdwKGXB5C1rp6YjbMXRC+uyncHk5lV1K8UsGHIjnQSHRTkgcnAVrfxgS2E8Ykc9hnKUTh7yErqB+RQQgZBkIUQsOZMBdQ+cptrf+ZQNKUvJR5MnLj9SzDF8tNk1FQTujBSXu+vTWKrf5No9xuxe X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a48cd936-2f43-464e-c955-08da9cb56e37 X-MS-Exchange-CrossTenant-AuthSource: DU2PR04MB8789.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Sep 2022 16:13:48.0383 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: zCXc2zWnksyA0lXzg6qH9lQOB1i65Ry2oL6jvQGAKNRFXhNEhs3gLwI3/DhfhEUviFenaVY3tbhmMI2JNNX09Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7541 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org I.MX mu support generate irq by write a register. Provide msi controller support so other driver such as PCI EP can use it by standard msi interface as doorbell. Reviewed-by: Rob Herring Signed-off-by: Frank Li --- .../interrupt-controller/fsl,mu-msi.yaml | 99 +++++++++++++++++++ 1 file changed, 99 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/fsl,mu-msi.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/fsl,mu-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/fsl,mu-msi.yaml new file mode 100644 index 0000000000000..799ae5c3e32ae --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/fsl,mu-msi.yaml @@ -0,0 +1,99 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/fsl,mu-msi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale/NXP i.MX Messaging Unit (MU) work as msi controller + +maintainers: + - Frank Li + +description: | + The Messaging Unit module enables two processors within the SoC to + communicate and coordinate by passing messages (e.g. data, status + and control) through the MU interface. The MU also provides the ability + for one processor (A side) to signal the other processor (B side) using + interrupts. + + Because the MU manages the messaging between processors, the MU uses + different clocks (from each side of the different peripheral buses). + Therefore, the MU must synchronize the accesses from one side to the + other. The MU accomplishes synchronization using two sets of matching + registers (Processor A-side, Processor B-side). + + MU can work as msi interrupt controller to do doorbell + +allOf: + - $ref: /schemas/interrupt-controller/msi-controller.yaml# + +properties: + compatible: + enum: + - fsl,imx6sx-mu-msi + - fsl,imx7ulp-mu-msi + - fsl,imx8ulp-mu-msi + - fsl,imx8ulp-mu-msi-s4 + + reg: + items: + - description: a side register base address + - description: b side register base address + + reg-names: + items: + - const: processor-a-side + - const: processor-b-side + + interrupts: + description: a side interrupt number. + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + items: + - description: a side power domain + - description: b side power domain + + power-domain-names: + items: + - const: processor-a-side + - const: processor-b-side + + interrupt-controller: true + + msi-controller: true + + "#msi-cells": + const: 0 + +required: + - compatible + - reg + - interrupts + - interrupt-controller + - msi-controller + - "#msi-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + msi-controller@5d270000 { + compatible = "fsl,imx6sx-mu-msi"; + msi-controller; + #msi-cells = <0>; + interrupt-controller; + reg = <0x5d270000 0x10000>, /* A side */ + <0x5d300000 0x10000>; /* B side */ + reg-names = "processor-a-side", "processor-b-side"; + interrupts = ; + power-domains = <&pd IMX_SC_R_MU_12A>, + <&pd IMX_SC_R_MU_12B>; + power-domain-names = "processor-a-side", "processor-b-side"; + }; From patchwork Thu Sep 22 16:12:45 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 12985496 X-Patchwork-Delegate: lorenzo.pieralisi@arm.com Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9D1BDC6FA90 for ; Thu, 22 Sep 2022 16:14:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231892AbiIVQOT (ORCPT ); Thu, 22 Sep 2022 12:14:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42258 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232039AbiIVQOQ (ORCPT ); Thu, 22 Sep 2022 12:14:16 -0400 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2044.outbound.protection.outlook.com [40.107.20.44]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7F2D8102504; Thu, 22 Sep 2022 09:13:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=gmRzNip3FVeQUjbtPyyfkWjYii3bMBcNrX9IMfT4E43TT0EnnJ0PfLXdL5IFBm01nVO2TLBc+3XuvScLh5A5/44tGnzPk1e4FNgUYj1oinqLf8ZibYU47Cee+DJX/oYkJIR36YAI1oySD3XrNmk4JVxDT3hNd8zWSP6PzbFjLt5JcTQLK3Kxn2ZZ6PRw6blUVIsuFbvW0WQcbVcnvu0U9gqs4uAmBhMIHDjb8MNAbTBQR1OmJ9tyPyEF+XF+EzpFNwheu2CkPKP7mSp49HrZmtEeWhHFga/E847jDCL0pZLnC+ezcP38G5tbtXeToltRoMnJETNTMaUZmwu3qYjguA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Sv21a6BMPaapi/PwjWIE7c4OBzC9tkTbhunXpI4m54w=; b=OuFdPjIJZJkZlLH5rvQphUGF/PJHcq9ylGYhLAOJF6fseLdV6nWT2TFZ4mIg6WoRxPJaD8hpgy37nqWSvIVvx9evhRKoIezm1XFZmtYyW9QioHx7aZ0d4KJrypE+SMw+g3VcUKKScVg5l00n1Nnw4RvIANdXHVM9EXER4yavoQvQZ8wNZc0+9n5QY0arXo206UNyDhUNFY2wgf0wgutOQdLHVmci5sNbCcj7T0kpzxlo59hJSoE121zmlYDwNeR5LI2Kv5C7KMiKFnDIQRG7GAUUn9zhbRvdVnl3oQ7PuTo1i9MSMwSYQfg4gB+7Etz1JioJOvxYMnk59XNY8LoNKA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Sv21a6BMPaapi/PwjWIE7c4OBzC9tkTbhunXpI4m54w=; b=IhZ71y8y9uDH41kHF/6BDDADKfO9csZg9CNA9xN2/JX0mZe/RCu+YQvRmx7UwgTG60O4ie2QzikKwwirEPRghRpprH2uEBIBhq6L9O6xwoct4HBU28dGRTqEwiQcv5UHNlWmAP0IH2XqCW0PXjvt0HT4eDoFXRggAqfStXaBxrs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) by AS8PR04MB7541.eurprd04.prod.outlook.com (2603:10a6:20b:29a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Thu, 22 Sep 2022 16:13:53 +0000 Received: from DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428]) by DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428%5]) with mapi id 15.20.5654.018; Thu, 22 Sep 2022 16:13:53 +0000 From: Frank Li To: maz@kernel.org, tglx@linutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kw@linux.com, bhelgaas@google.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, jdmason@kudzu.us, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, ntb@lists.linux.dev, lznuaa@gmail.com, imx@lists.linux.dev, manivannan.sadhasivam@linaro.org Subject: [PATCH v12 5/6] PCI: endpoint: pci-epf-vntb: Clean up Date: Thu, 22 Sep 2022 11:12:45 -0500 Message-Id: <20220922161246.20586-6-Frank.Li@nxp.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220922161246.20586-1-Frank.Li@nxp.com> References: <20220922161246.20586-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0016.namprd05.prod.outlook.com (2603:10b6:a03:254::21) To DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PR04MB8789:EE_|AS8PR04MB7541:EE_ X-MS-Office365-Filtering-Correlation-Id: e0cfb95b-8938-4f67-55b2-08da9cb57183 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 84CXFU+rM/U87wCJCmuT03LtoUrsxJeTjgW4pde2toDACXQKekJWGGaRCR5vc16NCF1BifyzpluJHrNnHlXwM/EGl8h52Nmx8Y5mcOH6UlsY89rcroKKAyzNfXUMt3aAmPIpl+jYXfU9v+C4GxR0Ae8JYqp+K/EEDQ3th9KJ3x2WLm+E12IxX5UqNBkOhsPqNI53b4+dfVolOJQjTWsDDSvLB5HizMNOmdLMX0iGUol7PC30LamuIj+7wY3n6+TQoM4qhQkhHLQllF8G2/LDs4nMKJAUWFck1eVQjOAX5nF5KCk9YKboFAiko3egkfdJBKihipUBUhxRQdePx7BTey6wctIE8YAY8PwC4SPvn2cuwq4r7CEazpadA6uT12bu2+LAM4NlrZUEm4LxhMQALEf4aty8qhLxIP7rTlG/o0bvBAhFI0J+w9yVOr1rzpfKXttUrSgDoMcQD/G+UjUc+16dgAwQznHORt7km1sTThqO1xxzNmhoZfIDJkFyNrM+ZX4NF0Y2ZQvFRj/ra/gKBXmVp7zTuNeM6qtEB1yrdY9EKs5QobrF7puVo7hPHsxcsD3KwEX/xmqBgoNsAXHFV+6khjNGwNN1xSiKlxmf9a0mYMXt9RkxFUT/5FXgV6ScrhatPBrB2STYt9AUKMv9hsagN8umwrrgCIGwhK0cJtNyGjS4SEEU35P7kg7bezrQdZy4u3krW1YbsiCJeJ3seJugo9/vlj1+3qG38NScTa8noLCgXfLUgMD+QHuR9zENqfUiOB+21sD4VYQlj0+lCA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU2PR04MB8789.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(366004)(396003)(376002)(346002)(136003)(451199015)(83380400001)(1076003)(2616005)(6512007)(186003)(38100700002)(52116002)(66556008)(30864003)(38350700002)(66476007)(8936002)(5660300002)(41300700001)(478600001)(2906002)(6506007)(6486002)(26005)(7416002)(6666004)(66946007)(4326008)(8676002)(36756003)(316002)(86362001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: zGuiZPGq6+JOINfIgooTbOqwwuRjkx8Uc9YPSPdJBmywHymuduyCbazc5gmr+IkFmWIaqbsyXwFU6oi4xr2ORdNTT2rCki1hXu0wEn76JxsFJrum92qFVUthp+1IYXNArwwgG/3aFmNUAAPcCA2+N/c3sM08S54z4GQvvcTdKZLOgG704pB1EddO7biLUtFosujRb/P6Zn35F88l0ifNdxGF4YZ9Uqhul5eJk6Mcg/14GVywUlTZwuOemGz5KkdOCBICQxuSPiU7/8NxOA8bsRCOGatQOn2wvbBbexLKLPbmfmzhVJPUGVS90hb5U6r/X40zHWWPNC12/BWW1/s6R/UsEaunhSFlQ+ccbOHriMYqvVj4N71PH/Q/wNX95BHq8bkCxKybK0ileAIic7djTG2YbSlWHZNHTptUC1xj33R1abS6Zz0WCEnHmwOK44g0BE5VMda2jrAgNtGbgchR1rF8Oem0TwtEtXRPMH/3sA1hRjZzg7FLl8jviRG0152hEWZuqExawT1PBB6z3BlJ7wcfHlY4P1LYEEcaiRB0GxEAokf0TcggRfuEIZpa2hC0A4Tlyc5cS9GN2dMXIioEDUe5wiq7CkA2fTFQ3P+NCRmNXHRalHPIYorShf6+Phg6q7eGVWTpUqV92tXk+kKWTbK36qmbD/CGszRnVpOxzzOxB8Xtf4bVyAiwRG5wRXYMC8sRtSTt1LpfjcnB6/bpv/VfgNx8iUQF1zKMuZ3Vf08ajAtPsfbBBhIOwJPOc7eJJeAgce1bD+xUoz8huxf7rT9qio7YOMuGVvQQw0KY+i5yv7ebpLsCuAzGctyWOF5MYS4lgxCr+5LFpjPwz7tLuhF218rIUu4dfmeT23ZsFK2ZTf/zY8BokdwpuN6ldUyoXQkPhOKVKyJ5x7k+z2JW6DnZ1FskTPKF0QLl3/TReoXyUm/6N7Qntvs3LSZQYhV86WB7uR4FR1k+nySvn9VYZCO3YeXdJg8ZGMpytX1qV029PMcdQYBntUBIHOZE1Qa7krYhD1nTNXeR8y5HqLGP2Phohb18RVVL4ZqETWMcwXWuK9nQekhXs+34Dki4wCx8NV3oVaCnl8f3kNUTJRjm/SRDnCJWxrqmZEX8/ax/fDyIzqNPJy1Do2GCLHb80o/iQ+aYKzPGYLT1mmIjwIDTCgFMgvT0QOMMBfv0R2LAlzq0xDWtxAYy528/LNoAYDOxwe0bFSJMqhqCmdLPRTS5d4rTOAj756Qf9qxFVWmKvmOUAkU2/1mxprpoiLGNtj18VvExDxhhUbDF3Y1BnPIUcmlf+C8wNnk9tPoUnkAccFae8yIzdTm3Zwn99j1erFzVgMPh/N3jsJSRte5z6+KazIE4wJuTK2CXpXvGUr+9WLERwGUspRo3F+n8iStE7oxkUuSHoZJxgMvrBgBB4bNtmuu6NFLSMh/PE+3dOZIwRQuqJ4UIyA6LThCG2tNW3RB7N36QsMxQc0Mczj7Tts4CpFATUL6HIWYIIACeb6bNv6Z+iv/Ep4NZbrKBg3g+WqdAU/A6YYXKPNvqoibZCzBV8QJynYvBxykwpeP61lAWoyVNLn/DP46rlfROruExIx3Z X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e0cfb95b-8938-4f67-55b2-08da9cb57183 X-MS-Exchange-CrossTenant-AuthSource: DU2PR04MB8789.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Sep 2022 16:13:53.6774 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: WnmraiazQTCYXrm78uGgqsYCktxk7fIS1UioEJAo22KM9JNUpKYq+tNAI2hr2Hm+QxJXamDxOqok+dFddNeklw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7541 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org Remove unused field: epf_db_phy. Remove __iomem before epf_db. Change epf_db to u32* from void * Remove duplicate check if (readl(ntb->epf_db + i * 4)). Using sizeof(u32) instead of number 4 at all place. Clean up sparse build warning: Using epf_db[i] instead of readl() because epf_db is located in local memory and allocated by dma_alloc_coherent(). Sparse build warning when there are not __iomem at readl(). Added __iomem force type convert in vntb_epf_peer_spad_read\write() and vntb_epf_spad_read\write(). This require strong order at read and write. Replace pci_epc_mem_free_addr() with pci_epf_free_space() at error handle path to match pci_epf_alloc_space(). Cleanup warning found by scripts/kernel-doc Fix indentation of the struct epf_ntb_ctrl Consolidate term host, host1 to HOST vhost, vHost, Vhost, VHOST2 to VHOST Signed-off-by: Frank Li --- drivers/pci/endpoint/functions/pci-epf-vntb.c | 157 ++++++++++-------- 1 file changed, 90 insertions(+), 67 deletions(-) diff --git a/drivers/pci/endpoint/functions/pci-epf-vntb.c b/drivers/pci/endpoint/functions/pci-epf-vntb.c index 1466dd1904175..acea753af29ed 100644 --- a/drivers/pci/endpoint/functions/pci-epf-vntb.c +++ b/drivers/pci/endpoint/functions/pci-epf-vntb.c @@ -11,7 +11,7 @@ * Author: Kishon Vijay Abraham I */ -/** +/* * +------------+ +---------------------------------------+ * | | | | * +------------+ | +--------------+ @@ -99,20 +99,20 @@ enum epf_ntb_bar { * NTB Driver NTB Driver */ struct epf_ntb_ctrl { - u32 command; - u32 argument; - u16 command_status; - u16 link_status; - u32 topology; - u64 addr; - u64 size; - u32 num_mws; - u32 reserved; - u32 spad_offset; - u32 spad_count; - u32 db_entry_size; - u32 db_data[MAX_DB_COUNT]; - u32 db_offset[MAX_DB_COUNT]; + u32 command; + u32 argument; + u16 command_status; + u16 link_status; + u32 topology; + u64 addr; + u64 size; + u32 num_mws; + u32 reserved; + u32 spad_offset; + u32 spad_count; + u32 db_entry_size; + u32 db_data[MAX_DB_COUNT]; + u32 db_offset[MAX_DB_COUNT]; } __packed; struct epf_ntb { @@ -136,8 +136,7 @@ struct epf_ntb { struct epf_ntb_ctrl *reg; - phys_addr_t epf_db_phy; - void __iomem *epf_db; + u32 *epf_db; phys_addr_t vpci_mw_phy[MAX_MW]; void __iomem *vpci_mw_addr[MAX_MW]; @@ -156,12 +155,14 @@ static struct pci_epf_header epf_ntb_header = { }; /** - * epf_ntb_link_up() - Raise link_up interrupt to Virtual Host + * epf_ntb_link_up() - Raise link_up interrupt to Virtual Host (VHOST) * @ntb: NTB device that facilitates communication between HOST and VHOST * @link_up: true or false indicating Link is UP or Down * * Once NTB function in HOST invoke ntb_link_enable(), - * this NTB function driver will trigger a link event to vhost. + * this NTB function driver will trigger a link event to VHOST. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_link_up(struct epf_ntb *ntb, bool link_up) { @@ -175,9 +176,9 @@ static int epf_ntb_link_up(struct epf_ntb *ntb, bool link_up) } /** - * epf_ntb_configure_mw() - Configure the Outbound Address Space for vhost - * to access the memory window of host - * @ntb: NTB device that facilitates communication between host and vhost + * epf_ntb_configure_mw() - Configure the Outbound Address Space for VHOST + * to access the memory window of HOST + * @ntb: NTB device that facilitates communication between HOST and VHOST * @mw: Index of the memory window (either 0, 1, 2 or 3) * * EP Outbound Window @@ -194,7 +195,9 @@ static int epf_ntb_link_up(struct epf_ntb *ntb, bool link_up) * | | | | * | | | | * +--------+ +-----------+ - * VHost PCI EP + * VHOST PCI EP + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_configure_mw(struct epf_ntb *ntb, u32 mw) { @@ -219,7 +222,7 @@ static int epf_ntb_configure_mw(struct epf_ntb *ntb, u32 mw) /** * epf_ntb_teardown_mw() - Teardown the configured OB ATU - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST * @mw: Index of the memory window (either 0, 1, 2 or 3) * * Teardown the configured OB ATU configured in epf_ntb_configure_mw() using @@ -234,12 +237,12 @@ static void epf_ntb_teardown_mw(struct epf_ntb *ntb, u32 mw) } /** - * epf_ntb_cmd_handler() - Handle commands provided by the NTB Host + * epf_ntb_cmd_handler() - Handle commands provided by the NTB HOST * @work: work_struct for the epf_ntb_epc * * Workqueue function that gets invoked for the two epf_ntb_epc * periodically (once every 5ms) to see if it has received any commands - * from NTB host. The host can send commands to configure doorbell or + * from NTB HOST. The HOST can send commands to configure doorbell or * configure memory window or to update link status. */ static void epf_ntb_cmd_handler(struct work_struct *work) @@ -254,12 +257,9 @@ static void epf_ntb_cmd_handler(struct work_struct *work) ntb = container_of(work, struct epf_ntb, cmd_handler.work); for (i = 1; i < ntb->db_count; i++) { - if (readl(ntb->epf_db + i * 4)) { - if (readl(ntb->epf_db + i * 4)) - ntb->db |= 1 << (i - 1); - + if (ntb->epf_db[i]) { ntb_db_event(&ntb->ntb, i); - writel(0, ntb->epf_db + i * 4); + ntb->epf_db[i] = 0; } } @@ -321,8 +321,8 @@ static void epf_ntb_cmd_handler(struct work_struct *work) /** * epf_ntb_config_sspad_bar_clear() - Clear Config + Self scratchpad BAR - * @ntb_epc: EPC associated with one of the HOST which holds peer's outbound - * address. + * @ntb: EPC associated with one of the HOST which holds peer's outbound + * address. * * Clear BAR0 of EP CONTROLLER 1 which contains the HOST1's config and * self scratchpad region (removes inbound ATU configuration). While BAR0 is @@ -331,8 +331,10 @@ static void epf_ntb_cmd_handler(struct work_struct *work) * used for self scratchpad from epf_ntb_bar[BAR_CONFIG]. * * Please note the self scratchpad region and config region is combined to - * a single region and mapped using the same BAR. Also note HOST2's peer - * scratchpad is HOST1's self scratchpad. + * a single region and mapped using the same BAR. Also note VHOST's peer + * scratchpad is HOST's self scratchpad. + * + * Returns: void */ static void epf_ntb_config_sspad_bar_clear(struct epf_ntb *ntb) { @@ -347,13 +349,15 @@ static void epf_ntb_config_sspad_bar_clear(struct epf_ntb *ntb) /** * epf_ntb_config_sspad_bar_set() - Set Config + Self scratchpad BAR - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST * - * Map BAR0 of EP CONTROLLER 1 which contains the HOST1's config and + * Map BAR0 of EP CONTROLLER which contains the VHOST's config and * self scratchpad region. * * Please note the self scratchpad region and config region is combined to * a single region and mapped using the same BAR. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_config_sspad_bar_set(struct epf_ntb *ntb) { @@ -380,7 +384,7 @@ static int epf_ntb_config_sspad_bar_set(struct epf_ntb *ntb) /** * epf_ntb_config_spad_bar_free() - Free the physical memory associated with * config + scratchpad region - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST */ static void epf_ntb_config_spad_bar_free(struct epf_ntb *ntb) { @@ -393,11 +397,13 @@ static void epf_ntb_config_spad_bar_free(struct epf_ntb *ntb) /** * epf_ntb_config_spad_bar_alloc() - Allocate memory for config + scratchpad * region - * @ntb: NTB device that facilitates communication between HOST1 and HOST2 + * @ntb: NTB device that facilitates communication between HOST and VHOST * * Allocate the Local Memory mentioned in the above diagram. The size of * CONFIG REGION is sizeof(struct epf_ntb_ctrl) and size of SCRATCHPAD REGION * is obtained from "spad-count" configfs entry. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_config_spad_bar_alloc(struct epf_ntb *ntb) { @@ -424,7 +430,7 @@ static int epf_ntb_config_spad_bar_alloc(struct epf_ntb *ntb) spad_count = ntb->spad_count; ctrl_size = sizeof(struct epf_ntb_ctrl); - spad_size = 2 * spad_count * 4; + spad_size = 2 * spad_count * sizeof(u32); if (!align) { ctrl_size = roundup_pow_of_two(ctrl_size); @@ -454,7 +460,7 @@ static int epf_ntb_config_spad_bar_alloc(struct epf_ntb *ntb) ctrl->num_mws = ntb->num_mws; ntb->spad_size = spad_size; - ctrl->db_entry_size = 4; + ctrl->db_entry_size = sizeof(u32); for (i = 0; i < ntb->db_count; i++) { ntb->reg->db_data[i] = 1 + i; @@ -465,11 +471,13 @@ static int epf_ntb_config_spad_bar_alloc(struct epf_ntb *ntb) } /** - * epf_ntb_configure_interrupt() - Configure MSI/MSI-X capaiblity - * @ntb: NTB device that facilitates communication between HOST and vHOST + * epf_ntb_configure_interrupt() - Configure MSI/MSI-X capability + * @ntb: NTB device that facilitates communication between HOST and VHOST * * Configure MSI/MSI-X capability for each interface with number of * interrupts equal to "db_count" configfs entry. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_configure_interrupt(struct epf_ntb *ntb) { @@ -511,18 +519,22 @@ static int epf_ntb_configure_interrupt(struct epf_ntb *ntb) /** * epf_ntb_db_bar_init() - Configure Doorbell window BARs - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_db_bar_init(struct epf_ntb *ntb) { const struct pci_epc_features *epc_features; - u32 align; struct device *dev = &ntb->epf->dev; - int ret; struct pci_epf_bar *epf_bar; - void __iomem *mw_addr; enum pci_barno barno; - size_t size = 4 * ntb->db_count; + void *mw_addr; + size_t size; + u32 align; + int ret; + + size = sizeof(u32) * ntb->db_count; epc_features = pci_epc_get_features(ntb->epf->epc, ntb->epf->func_no, @@ -557,14 +569,14 @@ static int epf_ntb_db_bar_init(struct epf_ntb *ntb) return ret; err_alloc_peer_mem: - pci_epc_mem_free_addr(ntb->epf->epc, epf_bar->phys_addr, mw_addr, epf_bar->size); + pci_epf_free_space(ntb->epf, mw_addr, barno, 0); return -1; } /** * epf_ntb_db_bar_clear() - Clear doorbell BAR and free memory * allocated in peer's outbound address space - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST */ static void epf_ntb_db_bar_clear(struct epf_ntb *ntb) { @@ -580,8 +592,9 @@ static void epf_ntb_db_bar_clear(struct epf_ntb *ntb) /** * epf_ntb_mw_bar_init() - Configure Memory window BARs - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_mw_bar_init(struct epf_ntb *ntb) { @@ -629,7 +642,7 @@ static int epf_ntb_mw_bar_init(struct epf_ntb *ntb) /** * epf_ntb_mw_bar_clear() - Clear Memory window BARs - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST */ static void epf_ntb_mw_bar_clear(struct epf_ntb *ntb) { @@ -652,7 +665,7 @@ static void epf_ntb_mw_bar_clear(struct epf_ntb *ntb) /** * epf_ntb_epc_destroy() - Cleanup NTB EPC interface - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST * * Wrapper for epf_ntb_epc_destroy_interface() to cleanup all the NTB interfaces */ @@ -665,7 +678,9 @@ static void epf_ntb_epc_destroy(struct epf_ntb *ntb) /** * epf_ntb_init_epc_bar() - Identify BARs to be used for each of the NTB * constructs (scratchpad region, doorbell, memorywindow) - * @ntb: NTB device that facilitates communication between HOST and vHOST + * @ntb: NTB device that facilitates communication between HOST and VHOST + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_init_epc_bar(struct epf_ntb *ntb) { @@ -706,11 +721,13 @@ static int epf_ntb_init_epc_bar(struct epf_ntb *ntb) /** * epf_ntb_epc_init() - Initialize NTB interface - * @ntb: NTB device that facilitates communication between HOST and vHOST2 + * @ntb: NTB device that facilitates communication between HOST and VHOST * * Wrapper to initialize a particular EPC interface and start the workqueue - * to check for commands from host. This function will write to the + * to check for commands from HOST. This function will write to the * EP controller HW for configuring it. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_epc_init(struct epf_ntb *ntb) { @@ -777,7 +794,7 @@ static int epf_ntb_epc_init(struct epf_ntb *ntb) /** * epf_ntb_epc_cleanup() - Cleanup all NTB interfaces - * @ntb: NTB device that facilitates communication between HOST1 and HOST2 + * @ntb: NTB device that facilitates communication between HOST and VHOST * * Wrapper to cleanup all NTB interfaces. */ @@ -934,6 +951,8 @@ static const struct config_item_type ntb_group_type = { * * Add configfs directory specific to NTB. This directory will hold * NTB specific properties like db_count, spad_count, num_mws etc., + * + * Returns: Pointer to config_group */ static struct config_group *epf_ntb_add_cfs(struct pci_epf *epf, struct config_group *group) @@ -1084,11 +1103,11 @@ static int vntb_epf_link_enable(struct ntb_dev *ntb, static u32 vntb_epf_spad_read(struct ntb_dev *ndev, int idx) { struct epf_ntb *ntb = ntb_ndev(ndev); - int off = ntb->reg->spad_offset, ct = ntb->reg->spad_count * 4; + int off = ntb->reg->spad_offset, ct = ntb->reg->spad_count * sizeof(u32); u32 val; - void __iomem *base = ntb->reg; + void __iomem *base = (void __iomem *)ntb->reg; - val = readl(base + off + ct + idx * 4); + val = readl(base + off + ct + idx * sizeof(u32)); return val; } @@ -1096,10 +1115,10 @@ static int vntb_epf_spad_write(struct ntb_dev *ndev, int idx, u32 val) { struct epf_ntb *ntb = ntb_ndev(ndev); struct epf_ntb_ctrl *ctrl = ntb->reg; - int off = ctrl->spad_offset, ct = ctrl->spad_count * 4; - void __iomem *base = ntb->reg; + int off = ctrl->spad_offset, ct = ctrl->spad_count * sizeof(u32); + void __iomem *base = (void __iomem *)ntb->reg; - writel(val, base + off + ct + idx * 4); + writel(val, base + off + ct + idx * sizeof(u32)); return 0; } @@ -1108,10 +1127,10 @@ static u32 vntb_epf_peer_spad_read(struct ntb_dev *ndev, int pidx, int idx) struct epf_ntb *ntb = ntb_ndev(ndev); struct epf_ntb_ctrl *ctrl = ntb->reg; int off = ctrl->spad_offset; - void __iomem *base = ntb->reg; + void __iomem *base = (void __iomem *)ntb->reg; u32 val; - val = readl(base + off + idx * 4); + val = readl(base + off + idx * sizeof(u32)); return val; } @@ -1120,9 +1139,9 @@ static int vntb_epf_peer_spad_write(struct ntb_dev *ndev, int pidx, int idx, u32 struct epf_ntb *ntb = ntb_ndev(ndev); struct epf_ntb_ctrl *ctrl = ntb->reg; int off = ctrl->spad_offset; - void __iomem *base = ntb->reg; + void __iomem *base = (void __iomem *)ntb->reg; - writel(val, base + off + idx * 4); + writel(val, base + off + idx * sizeof(u32)); return 0; } @@ -1275,6 +1294,8 @@ static struct pci_driver vntb_pci_driver = { * Invoked when a primary interface or secondary interface is bound to EPC * device. This function will succeed only when EPC is bound to both the * interfaces. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_bind(struct pci_epf *epf) { @@ -1359,6 +1380,8 @@ static struct pci_epf_ops epf_ntb_ops = { * * Probe NTB function driver when endpoint function bus detects a NTB * endpoint function. + * + * Returns: Zero for success, or an error code in case of failure */ static int epf_ntb_probe(struct pci_epf *epf) { From patchwork Thu Sep 22 16:12:46 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 12985497 X-Patchwork-Delegate: lorenzo.pieralisi@arm.com Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 26877C6FA90 for ; Thu, 22 Sep 2022 16:14:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231976AbiIVQOf (ORCPT ); Thu, 22 Sep 2022 12:14:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42390 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230402AbiIVQOV (ORCPT ); Thu, 22 Sep 2022 12:14:21 -0400 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70072.outbound.protection.outlook.com [40.107.7.72]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2BE62102534; Thu, 22 Sep 2022 09:14:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kXebeBFGqN9oN/398IVvX8/cWo02xRCaEiHGezvogpv2s6QMg/6/zFSkEvmOLnz2EEKl2GEtVUM/NzxGIyyMnDFNUgRo9M6yWiVpMARd4CLm6jLvDSflfY372Xv5s7mkWrClT8ErXc0BWG5cv4Qnk5fU1wKBwLrSUSQ67GN/PR80kAI456dIqnkEhLkbReFWVTyWQqVHFDL84fSAtVPUCN4KtH5YPeZMPu3m4iq9mStMIi/ep0Z+4zpldXPfgAJB/nJlFcLVXhFkEUK3csJjDB9pcEXVi5BBj884nw+W2mqPhjebpTcO0kNpgCxVDdnELZrk4aMPKX8VbZFrxnQrUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l8JUx96keiGr1tQ4OD3B9n3DTWQBrLQzOEmt0GmiB7M=; b=nSAWIBnH0Yvu1jpgs2ZoD6LQxTCQrd/mUCum1n2ysG3fo8t1Qi/2oGU4IoQdo1KfADXAZuQERzi65/GoGk8EdrE0b5fWrD+cuPpRyk7UYYwk8vJasC93PP1uIfe0zqHb/jcrN1q+JvaNRczGT2AJ19/+4CCNtElA+fia18jVh7VwayoXshRNHm2yUSIfNAvctYP15ihvn7JFTUXIK1hG4xkEmXrpIJXHaoZuZlurvOKUfBumTuqqecN2MbZh3Uvsga0upz9MMi7sWwf+Fzys6pKIdN3ItMXMPa42vLZaPyJC0FIh9bgSy3GSukocPzzMOUO0qFkNUNBMT3cwhsXXIQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=l8JUx96keiGr1tQ4OD3B9n3DTWQBrLQzOEmt0GmiB7M=; b=Uw9XpGgg3RmoGPoo2V2yXSyswauisPO3dSMNdeH+l1E6KMx4zWMeKkvJAyZ0thnccl+BU8R9CegGtIuosSC4VGZDUJ0tYKsmBbXhzEoy6eyXSrQ0WczCQZ1vXMKalgKxOiXFCY6onYiZ8SZmqJ1eGnPhSaN60WtQVqTp5yTlBcw= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) by AS8PR04MB7541.eurprd04.prod.outlook.com (2603:10a6:20b:29a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Thu, 22 Sep 2022 16:13:59 +0000 Received: from DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428]) by DU2PR04MB8789.eurprd04.prod.outlook.com ([fe80::5c5d:d0e4:cd13:6428%5]) with mapi id 15.20.5654.018; Thu, 22 Sep 2022 16:13:59 +0000 From: Frank Li To: maz@kernel.org, tglx@linutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kw@linux.com, bhelgaas@google.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, peng.fan@nxp.com, aisheng.dong@nxp.com, jdmason@kudzu.us, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, ntb@lists.linux.dev, lznuaa@gmail.com, imx@lists.linux.dev, manivannan.sadhasivam@linaro.org Subject: [PATCH v12 6/6] PCI: endpoint: Add vNTB MSI support Date: Thu, 22 Sep 2022 11:12:46 -0500 Message-Id: <20220922161246.20586-7-Frank.Li@nxp.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220922161246.20586-1-Frank.Li@nxp.com> References: <20220922161246.20586-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0016.namprd05.prod.outlook.com (2603:10b6:a03:254::21) To DU2PR04MB8789.eurprd04.prod.outlook.com (2603:10a6:10:2e0::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PR04MB8789:EE_|AS8PR04MB7541:EE_ X-MS-Office365-Filtering-Correlation-Id: e753f173-4b89-4095-057b-08da9cb574b3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: TrcDWnWEBo9Ffo0Z+ihQ3e22txuO1nRCVqOYjgKV2drw5cvKzSgUd28othD8nVHBs+CCWLhNo55Q0q9T5dSZj/CR31fB6XmJ/M1Imm9LKQPxxuBU/eNpEuz8EiTUyhqMZMzuK7r2oIRKJT2u7qzd9j86v7BaRL2fAgWMvO6+cQp5iq9xtD9D3Obknrn7NeuDtL3pPOohcozgcpnbAiRqum74gQEIF3q9bUEz8WwXF9yq/9dqGoaE++9fVcMwx8+gUAU+UMrMk6OYPxH3n0nTJSCqeBMti0n4E9nL1DoGSz82DjFvGh7jSHnGR0sp18OsIWqmIASYutjSZ87FolmBOHvEAwNrkmgaqXLQKmN0oEbKQ/4ekZm2o5HuxYuEQ5eyAOjouc/a8tF/6CZXPZns+hkET/FwUYWHiJWNXBPY13UwHu6HzMPw24Q9WjZSdeTmOUE4bGkb3qLhHsTzbAjv1f8UYIUmRerCcmgMpT79kcueFMuNoQljXfwu7bQn77ARxv0dlSNv6szuBpJu+4Ob/fKcfbzTUuip8xbHKzryd5r3PkeGpmW/dQUzVGeNNl3XrOQMv4PDu8nO+s9pjnG2LTguVCiCSum2vpfI6vT7mHc9HJ4EFmo8P3XyxY6f/DGYsiKv6ZKueHprYRz6VyPwNVcFPTp9+976CdPmp9DUDs1BjwQ+BYjm40pRQAKAqs3R5S9M2jwIExgzbOgZqemeLASlw2WnpYtcxts4Si/fsS1qyCsbXq0LC9tW+8JoneCL6NOWXMOBjWSh2UznREmysQ== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU2PR04MB8789.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(366004)(396003)(376002)(346002)(136003)(451199015)(83380400001)(1076003)(2616005)(6512007)(186003)(38100700002)(52116002)(66556008)(38350700002)(66476007)(8936002)(5660300002)(41300700001)(478600001)(2906002)(6506007)(6486002)(26005)(7416002)(6666004)(66946007)(4326008)(8676002)(36756003)(316002)(86362001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?kE1b2jN1DIlW6AHAoIWpuahO4QGf?= =?utf-8?q?RIOiBfLtrdbsX+GIDSaoPm4x6qc7w859PqW4P05tw/G+Lw2riFSvuxSZ44M+QPEvF?= =?utf-8?q?cQtqCKUfmKhi7RnvsptUpN4gKnSNXJprWulr7JsCJ3NBxrRDHsrwCg3fjbltzyo+q?= =?utf-8?q?xMpXjIrSvPdLQLdHatvo9zLopMyh3wyxPXLvlceHL/U9WqAUZ4B3wkcfEqn4nhvWB?= =?utf-8?q?WGKngIPdfecGb9PgCGWIMLwasR9BMGJUfDJqkTXs3u9gtTIHTp8UNpBwpBYBOzzO+?= =?utf-8?q?OxSNbTl93LoKBdkaWn85+2xhOGZfTGYZsL+gX9CydCEmdEgacE0DluQ9P2lHAgBR5?= =?utf-8?q?EvykLeJQ6OZ0w+SPaDslioJkxbVdQ9t8fwDraPVIs9A9PDsQV2SLM3ATtyrV3lTGl?= =?utf-8?q?uiuEN9Xbh28lIilWZge4BDZcGvBqbA140rL6J/qizoxpAUQ5U3N5bRyPymiH5BPEa?= =?utf-8?q?depJcSixqaLR4qSI8eyLTLIfTvfqsbMmpjpvOTeuGSSHnoOqQVYxWwyahh6U2weQi?= =?utf-8?q?Gx28xCKFzWYbT0V2ZYo+idA3AaqIEeD7dQJ7HxdApm037PUW0zRnq/AN2cap9Exlx?= =?utf-8?q?K2SGoYuOA/yBnPL9/qorBcrfFUKxlOW++LauaRC6aXVGtGqFG4cV4H85KG6fCfDfx?= =?utf-8?q?ekEIWh4SxGnyEJBOiHFJTzh8CA4ItEXqGsA+IztGOA/pcGCvga2qO2MM4IOcc6y5p?= =?utf-8?q?dktZPk7pZyghqDCXuz2qiE67S1PJxXrxcCGPPE8uYFXZxNGDDiRYK2U7ymPoyvdK/?= =?utf-8?q?WhtRlQqdctzX2iCmF1jM9Ivobwq0EmX8lPZ7zfX1FYCNjhBZ+DkrKGjOkviS25PRe?= =?utf-8?q?QP9eE4E9tzk+s9u5yphvX8Ah4XV+HwK66+M1Olymb4GlyqhPGap8Ze2GR4zDrwAHh?= =?utf-8?q?PPA6X5AnEFuSJ8EzQrTSH8V4mfDWfXS+dopjpZ6GpMdF2RpLXXG1pDSMN6/rWZAC+?= =?utf-8?q?Sr5ELl6xCsXl6Zg6r6OpkCsa5S5rrm3pfsJYwZ5KY/3vF6PARkXzZ+9aet9bYYWjL?= =?utf-8?q?5+DaxO7PgsATWRkcoHfRaMT2dS3DBv5W5SDCCZHEi4izM/f3pVMIqJhTbl0A2mneh?= =?utf-8?q?wsDgfIij4lFWQAI/ELQK2LIVzYl5nuokjneC45+hLZ/uKOrVl6TAemALfcTZvKz3i?= =?utf-8?q?jYUjqRq1143fmU7dsbKoIgPs5qNlypqKHpEgsRNITgSCTlL3WF40shrlWKmBELbt7?= =?utf-8?q?oxxeu/1EyWkYpXndcr4WRNb2+hHDbIh9BtOvKg3D4xprgbR3/M+GFNGtTGtuiHajF?= =?utf-8?q?zgI7TAFo3QwM7OQ+5m04I9ixYnGeHgQ/MeW4ZTwp0icRSejGuOUPBSi2y+TUo7AA0?= =?utf-8?q?q9J6w8GKz7fqVNeyQYhyYx6FmUPuHjFnXnq4p2tNy+AsoKR99KkvQ+17+ZuUDh3lP?= =?utf-8?q?WPi74eTDzvONZV8XMyHkbc7iFYuGPO9M78i3l0ioYaFtzOiqdRx4GWopm1MPzqxzo?= =?utf-8?q?gzyOoOtU2LUqU4gq0QduVRrDpo0/u+uByvBT7VhkZQ/kLFw320HrEj/Sc0EIXT0kg?= =?utf-8?q?eyK3/nhq4yxA?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e753f173-4b89-4095-057b-08da9cb574b3 X-MS-Exchange-CrossTenant-AuthSource: DU2PR04MB8789.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Sep 2022 16:13:59.0061 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: q97chNE2FekQdpMvl+yvI3J89D2sKyJa+vCNbYX7yWbfNthLln7rHZIODF3l+nwK/BR9bTt2lCLYYm/YvIOVTw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7541 Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org ┌───────┐ ┌──────────┐ │ │ │ │ ┌─────────────┐ │ PCI │ │ PCI Host │ │ MSI │◄┐ │ EP │ │ │ │ Controller │ │ │ │ 3.MSI Write │ │ └────────┬────┘ └─┼───────┼───────────────────┤ │ ▲ │ │ │ ├─BAR_n │ │ └────────┼───────┼──────────────────►│ │ │ │ │ 2.Call Back │ │ │ │ │ write_msi_msg() │ │ │ │ │ │ │ │ └───┬───┘ └──────────┘ │ │ └───────────────────┘ 1.platform_msi_domain_alloc_irqs() There is no defined way of raising IRQs by PCI host to the PCI endpoint. Only define MSI/MSI-X to let EP notified RC status change. The memory assigned for BAR region by the PCI host is mapped to the message address of platform msi interrupt controller in PCI Endpoint. Such that, whenever the PCI host writes to the BAR region, it will trigger an IRQ in the Endpoint. Basic working follow as 1. EP function driver call platform_msi_domain_alloc_irqs() alloc a MSI irq from MSI controller with call back function write_msi_msg(); 2. write_msg_msg will config BAR and map to address defined in msi_msg; 3. Host side trigger an IRQ in Endpoint by write to BAR region. Add MSI support for pci-epf-vntb. Query if system has an MSI controller. Set up doorbell address according to struct msi_msg. So PCI RC can write this doorbell address to trigger EP side's IRQ. If no MSI controller exists, fall back to software polling. Signed-off-by: Frank Li --- drivers/pci/endpoint/functions/pci-epf-vntb.c | 148 +++++++++++++++--- 1 file changed, 127 insertions(+), 21 deletions(-) diff --git a/drivers/pci/endpoint/functions/pci-epf-vntb.c b/drivers/pci/endpoint/functions/pci-epf-vntb.c index acea753af29ed..8fdeac2201e29 100644 --- a/drivers/pci/endpoint/functions/pci-epf-vntb.c +++ b/drivers/pci/endpoint/functions/pci-epf-vntb.c @@ -44,6 +44,7 @@ #include #include #include +#include static struct workqueue_struct *kpcintb_workqueue; @@ -137,11 +138,14 @@ struct epf_ntb { struct epf_ntb_ctrl *reg; u32 *epf_db; + phys_addr_t epf_db_phys; phys_addr_t vpci_mw_phy[MAX_MW]; void __iomem *vpci_mw_addr[MAX_MW]; struct delayed_work cmd_handler; + + int msi_virqbase; }; #define to_epf_ntb(epf_group) container_of((epf_group), struct epf_ntb, group) @@ -256,10 +260,13 @@ static void epf_ntb_cmd_handler(struct work_struct *work) ntb = container_of(work, struct epf_ntb, cmd_handler.work); - for (i = 1; i < ntb->db_count; i++) { - if (ntb->epf_db[i]) { - ntb_db_event(&ntb->ntb, i); - ntb->epf_db[i] = 0; + if (!ntb->epf_db_phys) { + for (i = 1; i < ntb->db_count; i++) { + if (ntb->epf_db[i]) { + ntb->db |= 1 << (i - 1); + ntb_db_event(&ntb->ntb, i); + ntb->epf_db[i] = 0; + } } } @@ -464,7 +471,7 @@ static int epf_ntb_config_spad_bar_alloc(struct epf_ntb *ntb) for (i = 0; i < ntb->db_count; i++) { ntb->reg->db_data[i] = 1 + i; - ntb->reg->db_offset[i] = 0; + ntb->reg->db_offset[i] = sizeof(u32) * i; } return 0; @@ -517,6 +524,28 @@ static int epf_ntb_configure_interrupt(struct epf_ntb *ntb) return 0; } +static int epf_ntb_db_size(struct epf_ntb *ntb) +{ + const struct pci_epc_features *epc_features; + size_t size = sizeof(u32) * ntb->db_count; + u32 align; + + epc_features = pci_epc_get_features(ntb->epf->epc, + ntb->epf->func_no, + ntb->epf->vfunc_no); + align = epc_features->align; + + if (size < 128) + size = 128; + + if (align) + size = ALIGN(size, align); + else + size = roundup_pow_of_two(size); + + return size; +} + /** * epf_ntb_db_bar_init() - Configure Doorbell window BARs * @ntb: NTB device that facilitates communication between HOST and VHOST @@ -540,27 +569,26 @@ static int epf_ntb_db_bar_init(struct epf_ntb *ntb) ntb->epf->func_no, ntb->epf->vfunc_no); align = epc_features->align; - - if (size < 128) - size = 128; - - if (align) - size = ALIGN(size, align); - else - size = roundup_pow_of_two(size); + size = epf_ntb_db_size(ntb); barno = ntb->epf_ntb_bar[BAR_DB]; + epf_bar = &ntb->epf->bar[barno]; - mw_addr = pci_epf_alloc_space(ntb->epf, size, barno, align, 0); - if (!mw_addr) { - dev_err(dev, "Failed to allocate OB address\n"); - return -ENOMEM; + if (ntb->epf_db_phys) { + mw_addr = NULL; + epf_bar->phys_addr = ntb->epf_db_phys; + epf_bar->barno = barno; + epf_bar->size = size; + } else { + mw_addr = pci_epf_alloc_space(ntb->epf, size, barno, align, 0); + if (!mw_addr) { + dev_err(dev, "Failed to allocate doorbell address\n"); + return -ENOMEM; + } } ntb->epf_db = mw_addr; - epf_bar = &ntb->epf->bar[barno]; - ret = pci_epc_set_bar(ntb->epf->epc, ntb->epf->func_no, ntb->epf->vfunc_no, epf_bar); if (ret) { dev_err(dev, "Doorbell BAR set failed\n"); @@ -719,6 +747,83 @@ static int epf_ntb_init_epc_bar(struct epf_ntb *ntb) return 0; } +#ifdef CONFIG_GENERIC_MSI_IRQ_DOMAIN +static void epf_ntb_write_msi_msg(struct msi_desc *desc, struct msi_msg *msg) +{ + struct epf_ntb *ntb = dev_get_drvdata(desc->dev); + struct epf_ntb_ctrl *reg = ntb->reg; + int size = epf_ntb_db_size(ntb); + u64 addr; + + addr = msg->address_hi; + addr <<= 32; + addr |= msg->address_lo; + + reg->db_data[desc->msi_index] = msg->data; + + if (!desc->msi_index) + ntb->epf_db_phys = round_down(addr, size); + + reg->db_offset[desc->msi_index] = addr - ntb->epf_db_phys; +} +#endif + +static irqreturn_t epf_ntb_interrupt_handler(int irq, void *data) +{ + struct epf_ntb *ntb = data; + int index; + + index = irq - ntb->msi_virqbase; + ntb->db |= 1 << (index - 1); + ntb_db_event(&ntb->ntb, index); + + return IRQ_HANDLED; +} + +#ifdef CONFIG_GENERIC_MSI_IRQ_DOMAIN +static void epf_ntb_epc_msi_init(struct epf_ntb *ntb) +{ + struct device *dev = &ntb->epf->dev; + struct irq_domain *domain; + int virq; + int ret; + int i; + + domain = dev_get_msi_domain(ntb->epf->epc->dev.parent); + if (!domain) + return; + + dev_set_msi_domain(dev, domain); + + if (platform_msi_domain_alloc_irqs(&ntb->epf->dev, + ntb->db_count, + epf_ntb_write_msi_msg)) { + dev_err(dev, "Can't allocate MSI, falling back to polling mode\n"); + return; + } + dev_info(dev, "Using MSI as doorbell\n"); + + for (i = 0; i < ntb->db_count; i++) { + virq = msi_get_virq(dev, i); + ret = devm_request_irq(dev, virq, + epf_ntb_interrupt_handler, 0, + "pci_epf_vntb", ntb); + + if (ret) { + dev_err(dev, "Failed to request doorbell IRQ! Falling back to polling mode"); + ntb->epf_db_phys = 0; + break; + } + + if (!i) + ntb->msi_virqbase = virq; /* msi start virq number */ + } +} +#else +static void epf_ntb_epc_msi_init(struct epf_ntb *ntb) +{ +} +#endif /* CONFIG_GENERIC_MSI_IRQ_DOMAIN */ /** * epf_ntb_epc_init() - Initialize NTB interface * @ntb: NTB device that facilitates communication between HOST and VHOST @@ -1320,14 +1425,15 @@ static int epf_ntb_bind(struct pci_epf *epf) goto err_bar_alloc; } + epf_set_drvdata(epf, ntb); + epf_ntb_epc_msi_init(ntb); + ret = epf_ntb_epc_init(ntb); if (ret) { dev_err(dev, "Failed to initialize EPC\n"); goto err_bar_alloc; } - epf_set_drvdata(epf, ntb); - pci_space[0] = (ntb->vntb_pid << 16) | ntb->vntb_vid; pci_vntb_table[0].vendor = ntb->vntb_vid; pci_vntb_table[0].device = ntb->vntb_pid;