From patchwork Tue Nov 1 01:01:45 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13026543 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CE64DFA3744 for ; Tue, 1 Nov 2022 01:02:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229707AbiKABCG (ORCPT ); Mon, 31 Oct 2022 21:02:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46566 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229696AbiKABB6 (ORCPT ); Mon, 31 Oct 2022 21:01:58 -0400 Received: from mail-pg1-x532.google.com (mail-pg1-x532.google.com [IPv6:2607:f8b0:4864:20::532]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5AB5F15FF0 for ; Mon, 31 Oct 2022 18:01:57 -0700 (PDT) Received: by mail-pg1-x532.google.com with SMTP id s196so12148362pgs.3 for ; Mon, 31 Oct 2022 18:01:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nKK8zgxJDxmHrqaFmkJ3vFtzjdbdmPcZFfepc/ywGK4=; b=gpQo86TGe8qxzpefyPW85RKyFkniP4RwoGFdUWmgvZ+8NRgJM7XwOWSLH1wv26pR5P GQSWpkt8pV0/Dp8u3QRz9CalvONObooWFOzGHKq4nFQZZRZBWFCASqfPYWHy+4ROmZE2 isR6tX+N3kDLg8cyHAh3E0wgXmG3grxNbrCOxzFGKni6ALmcJMTNcShtpQVV/8MwUCql 53FEfXQhp0paqnCKa0B2hNOEE0o6114Vrg+b/dmRuwoezglh9/wwRnH5kL1HNylxNJ6M bE0Rg6nIo48Kqu/HHj3aLZqHes7+InNAhqOt6Zn1qTAfspEZCuNiTvvfRkcROKaNmVbH quVg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nKK8zgxJDxmHrqaFmkJ3vFtzjdbdmPcZFfepc/ywGK4=; b=GHWyig0tC4BNL2SWHwX8pn06PgHcRt+9T2ELt/FF/6EvXZjKEwo8PLZ2gDkANCVMpN XZ4q+p9YEKySWlx0e40HJUm+oFXjP3fKTMskUe82wEC17sMK6/14oDp1UjcqE9410gWr iPB82hoLQjCedX/BkBotmISGsokanAV/WAAzOpI5XDqePz56UZsmHOHQemb4su+QrFIP igoV1Em++sBOGnxnO+neITsZvHZtadZsnAlbkdddQl9XbsTBs2sVjvGfGk7AO9PHbLg+ XqJNHQCfy1EWnse1uJeLsxWRimkJTMWgeYpx96eA51ecQkV8YJbGPDJd8K94aTMKC8BS RkKg== X-Gm-Message-State: ACrzQf0sHIyQyoEL5H0pEvX4iJgty3a/BcaRMRqhO0m1OuIFV1RUjtou Hp7RwHTD8aZ1H8So9ntH58Hyvw== X-Google-Smtp-Source: AMsMyM7GSQ6+in0gJC2uUlOtdOXbqJ4twCOsmuQrpv1n85ntFVH4bYGWff/v2AlyqN8VHLoN6v5s3g== X-Received: by 2002:a63:205f:0:b0:46e:f589:6096 with SMTP id r31-20020a63205f000000b0046ef5896096mr14681144pgm.622.1667264516816; Mon, 31 Oct 2022 18:01:56 -0700 (PDT) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id a16-20020aa794b0000000b005627d995a36sm5221920pfl.44.2022.10.31.18.01.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 18:01:56 -0700 (PDT) From: Andy Chiu To: davem@davemloft.net, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v2 net-next 1/3] net: axienet: Unexport and remove unused mdio functions Date: Tue, 1 Nov 2022 09:01:45 +0800 Message-Id: <20221101010146.900008-2-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221101010146.900008-1-andy.chiu@sifive.com> References: <20221101010146.900008-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org Both axienet_mdio_enable functions are no longer used in xilinx_axienet_main.c due to 253761a0e61b7. And axienet_mdio_disable is not even used in the mdio.c. So unexport and remove them. Signed-off-by: Andy Chiu Reviewed-by: Andrew Lunn --- drivers/net/ethernet/xilinx/xilinx_axienet.h | 2 -- drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c | 13 +------------ 2 files changed, 1 insertion(+), 14 deletions(-) diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet.h b/drivers/net/ethernet/xilinx/xilinx_axienet.h index 6370c447ac5c..575ff9de8985 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet.h +++ b/drivers/net/ethernet/xilinx/xilinx_axienet.h @@ -611,8 +611,6 @@ static inline void axienet_dma_out_addr(struct axienet_local *lp, off_t reg, #endif /* CONFIG_64BIT */ /* Function prototypes visible in xilinx_axienet_mdio.c for other files */ -int axienet_mdio_enable(struct axienet_local *lp); -void axienet_mdio_disable(struct axienet_local *lp); int axienet_mdio_setup(struct axienet_local *lp); void axienet_mdio_teardown(struct axienet_local *lp); diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c index 0b3b6935c558..e1f51a071888 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c +++ b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c @@ -153,7 +153,7 @@ static int axienet_mdio_write(struct mii_bus *bus, int phy_id, int reg, * Sets up the MDIO interface by initializing the MDIO clock and enabling the * MDIO interface in hardware. **/ -int axienet_mdio_enable(struct axienet_local *lp) +static int axienet_mdio_enable(struct axienet_local *lp) { u32 host_clock; @@ -226,17 +226,6 @@ int axienet_mdio_enable(struct axienet_local *lp) return axienet_mdio_wait_until_ready(lp); } -/** - * axienet_mdio_disable - MDIO hardware disable function - * @lp: Pointer to axienet local data structure. - * - * Disable the MDIO interface in hardware. - **/ -void axienet_mdio_disable(struct axienet_local *lp) -{ - axienet_iow(lp, XAE_MDIO_MC_OFFSET, 0); -} - /** * axienet_mdio_setup - MDIO setup function * @lp: Pointer to axienet local data structure. From patchwork Tue Nov 1 01:01:46 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13026544 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B689CFA3740 for ; Tue, 1 Nov 2022 01:02:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229721AbiKABCJ (ORCPT ); Mon, 31 Oct 2022 21:02:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46734 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229729AbiKABCF (ORCPT ); Mon, 31 Oct 2022 21:02:05 -0400 Received: from mail-pl1-x632.google.com (mail-pl1-x632.google.com [IPv6:2607:f8b0:4864:20::632]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 871D21658A for ; Mon, 31 Oct 2022 18:02:00 -0700 (PDT) Received: by mail-pl1-x632.google.com with SMTP id u6so12207825plq.12 for ; Mon, 31 Oct 2022 18:02:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=znJaAap91p43kF17FoLNdEXLPy9K2O9nkVnQWIz7B2o=; b=hh1hg97OdvlfvP3Paw6FWHjz67HyKSheZyUa8itGRHsMebhFfBP4ptmFkDQ2yhjyOw vY2NilO6QigYZYd9DJOx1cEHCtcGIQ4o43+JN2q9hPrIQDWsTQZFatNDWSpfuUVg5h3D GtZD7r61+HYbu9TqPkjzK+ZBarInbYxD4RpL349qWFPLhIEXmYpovEEBRPS1nktTm4Nl +RIqiXQVvh98ZPzM0rD/PkwopdkvY5FvwQ8olgRqv9HggtMV8qW+zDGQMu6/1UF6sAEr MEVCe15/ysk7aumGphQPODy8Ch8eKL211tL8rikwIWM+uAeNUEyfwN8JXYDNt5+jtNk6 FwXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=znJaAap91p43kF17FoLNdEXLPy9K2O9nkVnQWIz7B2o=; b=S4axeXypLOOLVpc6zky0O8vRQyXPFkP0HPdIy74poqCYUPcxTcMJQnVY8k5X5oGEIS RZZrcC+/mDWCT0gOFI9HuExoPcf5CkR+EST/IPZ4pkJEpk54ZrzoQS4rnAF31RdTmRuz h5UoM5A0PCU1+ZlsZypTxuRyjh/lnH71fn8xRWXMFiJv274MrBKeWJAMjDm5jDygW/sC CvoEv+z3DOIu+DA8uVFU0wDHcavNSCPg50M0hCCqrR7FVv1iylumpuGt7Sm2GvL9+1UR NRZNQEwWk0z0S2ec822TVM8bGT+lpUyG4So8ueU7F4CNHkzJWKe3u3CVf8n3QQDfS7/r p5kw== X-Gm-Message-State: ACrzQf0OuMhv5vUwsjHE/j2ic2+pHeQHKH8h2323tNyebfYKYAxC8WWD 4vzLdeEgq3xv80355s6DAfzqbA== X-Google-Smtp-Source: AMsMyM6RCa6UfEcZqy52DywsQ4RtK3oUQplhwBWljYRLasxiVNfdPunnrcUsqQytaTXEuTxz06Yc/A== X-Received: by 2002:a17:90b:b05:b0:212:f402:bd16 with SMTP id bf5-20020a17090b0b0500b00212f402bd16mr35167089pjb.163.1667264519998; Mon, 31 Oct 2022 18:01:59 -0700 (PDT) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id a16-20020aa794b0000000b005627d995a36sm5221920pfl.44.2022.10.31.18.01.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 18:01:59 -0700 (PDT) From: Andy Chiu To: davem@davemloft.net, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v2 net-next 2/3] net: axienet: set mdio clock according to bus-frequency Date: Tue, 1 Nov 2022 09:01:46 +0800 Message-Id: <20221101010146.900008-3-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221101010146.900008-1-andy.chiu@sifive.com> References: <20221101010146.900008-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org Some FPGA platforms have 80KHz MDIO bus frequency constraint when connecting Ethernet to its on-board external Marvell PHY. Thus, we may have to set MDIO clock according to the DT. Otherwise, use the default 2.5 MHz, as specified by 802.3, if the entry is not present. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu --- .../net/ethernet/xilinx/xilinx_axienet_mdio.c | 47 +++++++++++++------ 1 file changed, 33 insertions(+), 14 deletions(-) diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c index e1f51a071888..666df3713d92 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c +++ b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c @@ -18,6 +18,7 @@ #include "xilinx_axienet.h" #define MAX_MDIO_FREQ 2500000 /* 2.5 MHz */ +#define MDIO_CLK_DIV_MASK 0x3f /* bits[5:0] */ #define DEFAULT_HOST_CLOCK 150000000 /* 150 MHz */ /* Wait till MDIO interface is ready to accept a new transaction.*/ @@ -147,15 +148,18 @@ static int axienet_mdio_write(struct mii_bus *bus, int phy_id, int reg, /** * axienet_mdio_enable - MDIO hardware setup function * @lp: Pointer to axienet local data structure. + * @np: Pointer to mdio device tree node. * * Return: 0 on success, -ETIMEDOUT on a timeout. * * Sets up the MDIO interface by initializing the MDIO clock and enabling the * MDIO interface in hardware. **/ -static int axienet_mdio_enable(struct axienet_local *lp) +static int axienet_mdio_enable(struct axienet_local *lp, struct device_node *np) { + u32 clk_div; u32 host_clock; + u32 mdio_freq = MAX_MDIO_FREQ; lp->mii_clk_div = 0; @@ -184,6 +188,12 @@ static int axienet_mdio_enable(struct axienet_local *lp) host_clock); } + if (np) + of_property_read_u32(np, "clock-frequency", &mdio_freq); + if (mdio_freq != MAX_MDIO_FREQ) + netdev_info(lp->ndev, "Setting non-standard mdio bus frequency to %u Hz\n", + mdio_freq); + /* clk_div can be calculated by deriving it from the equation: * fMDIO = fHOST / ((1 + clk_div) * 2) * @@ -209,13 +219,20 @@ static int axienet_mdio_enable(struct axienet_local *lp) * "clock-frequency" from the CPU */ - lp->mii_clk_div = (host_clock / (MAX_MDIO_FREQ * 2)) - 1; + clk_div = (host_clock / (mdio_freq * 2)) - 1; /* If there is any remainder from the division of - * fHOST / (MAX_MDIO_FREQ * 2), then we need to add + * fHOST / (mdio_freq * 2), then we need to add * 1 to the clock divisor or we will surely be above 2.5 MHz */ - if (host_clock % (MAX_MDIO_FREQ * 2)) - lp->mii_clk_div++; + if (host_clock % (mdio_freq * 2)) + clk_div++; + + /* Check for overflow of mii_clk_div */ + if (clk_div & ~MDIO_CLK_DIV_MASK) { + netdev_dbg(lp->ndev, "MDIO clock divisor overflow, setting to maximum value\n"); + clk_div = MDIO_CLK_DIV_MASK; + } + lp->mii_clk_div = (u8)clk_div; netdev_dbg(lp->ndev, "Setting MDIO clock divisor to %u/%u Hz host clock.\n", @@ -242,10 +259,6 @@ int axienet_mdio_setup(struct axienet_local *lp) struct mii_bus *bus; int ret; - ret = axienet_mdio_enable(lp); - if (ret < 0) - return ret; - bus = mdiobus_alloc(); if (!bus) return -ENOMEM; @@ -261,15 +274,21 @@ int axienet_mdio_setup(struct axienet_local *lp) lp->mii_bus = bus; mdio_node = of_get_child_by_name(lp->dev->of_node, "mdio"); + ret = axienet_mdio_enable(lp, mdio_node); + if (ret < 0) + goto unregister; ret = of_mdiobus_register(bus, mdio_node); + if (ret) + goto unregister; of_node_put(mdio_node); - if (ret) { - mdiobus_free(bus); - lp->mii_bus = NULL; - return ret; - } axienet_mdio_mdc_disable(lp); return 0; + +unregister: + of_node_put(mdio_node); + mdiobus_free(bus); + lp->mii_bus = NULL; + return ret; } /** From patchwork Tue Nov 1 01:05:48 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13026545 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 15FEEFA3741 for ; Tue, 1 Nov 2022 01:05:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229692AbiKABF5 (ORCPT ); Mon, 31 Oct 2022 21:05:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48828 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229480AbiKABF4 (ORCPT ); Mon, 31 Oct 2022 21:05:56 -0400 Received: from mail-pj1-x102e.google.com (mail-pj1-x102e.google.com [IPv6:2607:f8b0:4864:20::102e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6599911140 for ; Mon, 31 Oct 2022 18:05:55 -0700 (PDT) Received: by mail-pj1-x102e.google.com with SMTP id d59-20020a17090a6f4100b00213202d77e1so17480718pjk.2 for ; Mon, 31 Oct 2022 18:05:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=6G3WUF5IEDft9VKMxJYOx6kiMzh/TnFxGEk2w9L8d0k=; b=ex1rcU/zOz56l7JLggQZyASS16wTvd9cY1fdEsgsAmoR3W3dZiEObjhc5OsIw1GwuH rXgGnvHD9U2+7i/qHGvo+6yRcJtMcIVIbPiPpGr1x2Nt6DCujV+9P4LgsOOSQwQOWnE6 lR5U58Hlw55PeuEpKNZBTgQfoEo6IvLkvcGnw/QKBGQJs4SOql/pEPNLcNv3GhLFe3rk nk13owa7ssF9upD98aSH1GxyZzgKDWu1O4RV9pTG3zMLcVOXzDw49jisDNutpAr7EmEb q8eYahodHspCalExLKaMTcNhLpFP81rJ29xUqwspqxBZOrnaqg96xNDA2NJcHFx90Lwg gxHA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=6G3WUF5IEDft9VKMxJYOx6kiMzh/TnFxGEk2w9L8d0k=; b=AnszYW2xosClWwr3rRNCHCDuGs8u3Y7CVpSy1n7lvxcnM/gvLchUw62ggWlkuN4wKI 61wQYbHsOpvPaUNzxxsfB7zSm+yQsZSgmXoTuaKntz3rBTxS8/e+U8BIbF+gt0J+BHmn fETwbzAAJfE8a2wZz3Xi0vMLtCjZ5Z934xNiDE6jZ2sXKoyJoQqXUX+CKrWAeU34Hb53 oipOVPdbXmoNewRgmAEppkIBuY8CFfb2e7bBANTOZNT24sXwN/FJCTXvRdbeMAuOi8be uPJfDaHc1NWiuQ9A3umFikaCfa3WfKjFCQeItMXG0ASZAo2UxJvz8o08OJYxETaRYzy8 4PXA== X-Gm-Message-State: ACrzQf33djzwLCtYTp+LcN1wlYExwMjpasvCC8HJ2ZKmoQa5PcrNq8Pp eG50TR47Bg1BrrNdtAq+JiMpI6qI4E8hVIQj X-Google-Smtp-Source: AMsMyM4wfm9Q3U5qBgYp6Pg5JyGvGsmgZ9+V6dQn3UGPD6y1aSbiuCgoTW+VRtwXfeedzEJ/5zO5DQ== X-Received: by 2002:a17:902:f78c:b0:185:3d6a:7576 with SMTP id q12-20020a170902f78c00b001853d6a7576mr16860809pln.86.1667264754910; Mon, 31 Oct 2022 18:05:54 -0700 (PDT) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id p4-20020a622904000000b0056da2ad6503sm1501175pfp.39.2022.10.31.18.05.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 18:05:54 -0700 (PDT) From: Andy Chiu To: davem@davemloft.net, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v2 net-next 3/3] dt-bindings: describe the support of "clock-frequency" in mdio Date: Tue, 1 Nov 2022 09:05:48 +0800 Message-Id: <20221101010548.900471-1-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org mdio bus frequency can be configured at boottime by a property in DT now, so add a description to it. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn Acked-by: Rob Herring --- Documentation/devicetree/bindings/net/xilinx_axienet.txt | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt index 1aa4c6006cd0..80e505a2fda1 100644 --- a/Documentation/devicetree/bindings/net/xilinx_axienet.txt +++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt @@ -68,6 +68,8 @@ Optional properties: - mdio : Child node for MDIO bus. Must be defined if PHY access is required through the core's MDIO interface (i.e. always, unless the PHY is accessed through a different bus). + Non-standard MDIO bus frequency is supported via + "clock-frequency", see mdio.yaml. - pcs-handle: Phandle to the internal PCS/PMA PHY in SGMII or 1000Base-X modes, where "pcs-handle" should be used to point