From patchwork Mon Nov 14 14:37:53 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13042435 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D4A01C433FE for ; Mon, 14 Nov 2022 14:38:56 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237060AbiKNOiz (ORCPT ); Mon, 14 Nov 2022 09:38:55 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46506 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236835AbiKNOih (ORCPT ); Mon, 14 Nov 2022 09:38:37 -0500 Received: from mail-pj1-x1029.google.com (mail-pj1-x1029.google.com [IPv6:2607:f8b0:4864:20::1029]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 972BF1E3F8 for ; Mon, 14 Nov 2022 06:38:36 -0800 (PST) Received: by mail-pj1-x1029.google.com with SMTP id k5so10477930pjo.5 for ; Mon, 14 Nov 2022 06:38:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=88tOeLPsWCVekBUY0oEIMvHJFlQGAI2IcuZIBKwXMgk=; b=cSV6Gr7b2MwgMZ5mgCOCmJJyIZErCkrsz/BFy/2m0+D3Sky1+qBmcK0ltijMxQeNcv 4wsKq9lHRw06XLIJuB8xWPf2ETTeVgDSy5CznlCsrqaa/rugKPav43PWKZZFRxMwZfrK anc+Mk6kMobrr4zZ/8DDuB7zgyszP5E+sHWe7rn9QSuH4ZbcoYILLtFZMprlqtHXaRRh Jcof1Pg6f2gMmkkQDBI/AGoyBcus3cQmkRWb9yC63Nvn9Lu/ef00J+e1tWD1XFWAnNNt 44zRbYT0+veOdnsILIbLxJT9pA0WdoRfKXXQPeggV5njGuMTcljs4gEM9OpbhGcfAUah PmfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=88tOeLPsWCVekBUY0oEIMvHJFlQGAI2IcuZIBKwXMgk=; b=q3KGVgmXABVdAl/C1WPLGLitT26kXbypipPTNQk6yh3CHmYn5EJShPgpEWqVFLRy73 0aCp+RkJ3Nb500CYPsTsyhy6r9BZvsMKhtVoln7mlveXF3oGPdwWuVPwBLDPBKQZdP1p /pFaR0RmujZqf+uMYrRBWkb66oJPhaJUk5IE427DrtUfTs6Cj2Ice3hzRasCl/+fUfZM pwPDBxHI6fJyRV0dPsiNMc8vEC1+7EJ8I7rvE8JCZ7dtjYeuXvB0AeTczpLVomTOckgV IU8gNb+oYBAgR79Uef/Tc0SZIVGaNBxieDLvrlT1hCpgPC5dRDfPCpy3YmEJSu/gIsuQ 96aA== X-Gm-Message-State: ANoB5pmJiHFGBYXw3fxvUnOvGmgvYNicCb/wd+++8fju5VvK7n7n/Bz+ YHV+ZixCZaic2BXoQ4CGycv9lg== X-Google-Smtp-Source: AA0mqf5Sb2LE8n7PGiKvZLrUZo0hzT47aha6jcaOzpi0tLPxpQjSxSA1aBxlKKHpHeBDtxVMp61qKQ== X-Received: by 2002:a17:90a:24d:b0:212:e2e9:4b1f with SMTP id t13-20020a17090a024d00b00212e2e94b1fmr13625492pje.20.1668436716155; Mon, 14 Nov 2022 06:38:36 -0800 (PST) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id h12-20020a056a00000c00b0056bc742d21esm6977381pfk.176.2022.11.14.06.38.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Nov 2022 06:38:35 -0800 (PST) From: Andy Chiu To: davem@davemloft.net, andrew@lunn.ch, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v3 RESEND net-next 1/3] net: axienet: Unexport and remove unused mdio functions Date: Mon, 14 Nov 2022 22:37:53 +0800 Message-Id: <20221114143755.1241466-2-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221114143755.1241466-1-andy.chiu@sifive.com> References: <20221114143755.1241466-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org Both axienet_mdio_enable functions are no longer used in xilinx_axienet_main.c due to 253761a0e61b7. And axienet_mdio_disable is not even used in the mdio.c. So unexport and remove them. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn --- drivers/net/ethernet/xilinx/xilinx_axienet.h | 2 -- drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c | 13 +------------ 2 files changed, 1 insertion(+), 14 deletions(-) diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet.h b/drivers/net/ethernet/xilinx/xilinx_axienet.h index 6370c447ac5c..575ff9de8985 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet.h +++ b/drivers/net/ethernet/xilinx/xilinx_axienet.h @@ -611,8 +611,6 @@ static inline void axienet_dma_out_addr(struct axienet_local *lp, off_t reg, #endif /* CONFIG_64BIT */ /* Function prototypes visible in xilinx_axienet_mdio.c for other files */ -int axienet_mdio_enable(struct axienet_local *lp); -void axienet_mdio_disable(struct axienet_local *lp); int axienet_mdio_setup(struct axienet_local *lp); void axienet_mdio_teardown(struct axienet_local *lp); diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c index 0b3b6935c558..e1f51a071888 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c +++ b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c @@ -153,7 +153,7 @@ static int axienet_mdio_write(struct mii_bus *bus, int phy_id, int reg, * Sets up the MDIO interface by initializing the MDIO clock and enabling the * MDIO interface in hardware. **/ -int axienet_mdio_enable(struct axienet_local *lp) +static int axienet_mdio_enable(struct axienet_local *lp) { u32 host_clock; @@ -226,17 +226,6 @@ int axienet_mdio_enable(struct axienet_local *lp) return axienet_mdio_wait_until_ready(lp); } -/** - * axienet_mdio_disable - MDIO hardware disable function - * @lp: Pointer to axienet local data structure. - * - * Disable the MDIO interface in hardware. - **/ -void axienet_mdio_disable(struct axienet_local *lp) -{ - axienet_iow(lp, XAE_MDIO_MC_OFFSET, 0); -} - /** * axienet_mdio_setup - MDIO setup function * @lp: Pointer to axienet local data structure. From patchwork Mon Nov 14 14:37:54 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13042436 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 52F4FC4332F for ; Mon, 14 Nov 2022 14:38:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236976AbiKNOi5 (ORCPT ); Mon, 14 Nov 2022 09:38:57 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46592 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236982AbiKNOil (ORCPT ); Mon, 14 Nov 2022 09:38:41 -0500 Received: from mail-pf1-x435.google.com (mail-pf1-x435.google.com [IPv6:2607:f8b0:4864:20::435]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2C2281C428 for ; Mon, 14 Nov 2022 06:38:40 -0800 (PST) Received: by mail-pf1-x435.google.com with SMTP id g62so11147547pfb.10 for ; Mon, 14 Nov 2022 06:38:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=IASNZHNwvbWHeDpezdCT15D5MRNvDyxMNfFoWg+ExSg=; b=hL9j3AtMy5bx0Y0uWWBzf6YyDwvcW0cIyaKhvEKjw1Mpw9qsrfIUeXOeZKDFChooe+ /VDSgixJ5JujcKccehrW78bzG03/Bax8WVceod614StD5cj6MQft/TvLfSzEG1EtKviI 1jNUpvAzsnO0I/gAAuovjtOCO6OopzD2QSp9ljD12Lpp06rx9d4eBr5A3CkllCWYK2Jg kJIizc+Gif2ywNknvPCwddiYPHRkz0AalVWhRWg3TI2jvYc6oCpbMUnCVojPjEBe64SO mITlgH6SDmS+hRKAcuUB0vO1rsg3PiHbRX7YLNPE9Qwy4+nuoBYkUv5JrVp9DQOL/b2Z utug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IASNZHNwvbWHeDpezdCT15D5MRNvDyxMNfFoWg+ExSg=; b=Hq0yhzjQF0dcdN4gIIiMv6CEVTf6w1z+M/ofmJbDvIobZm/qiAZEFmhErAq02aPWbR 61AxO57+C3x5ke7Halu+mz5wRXMLv/gGY99xAI3qUioa7fdk9M9DJMio0S29//Wfp2ee a/Sw67pBVOQAyFi3YVGNp95o14f6zHmg9Cms8N6e3S++icgetAzJs+oJrVYuq4uWX7Ae K1P2p396LDpUuFT4eTaiAJ6ilmHgVVyLXhBuDbNs0W0YQYYqF1Gz05umhrUyEXbZaPXs QtYBrUIexgxDD9k29QBk/mmRSHb2JiNJ2VM1zRrxKtInkcvAPESaDtDBuITkhrsW/QfO qwHw== X-Gm-Message-State: ANoB5pktM2MNJimhGCvMPdwJiC9mn/LQrNNSDzijx9JR0VtXBnCsCIrj Ez8/gvi2roPCGhWTVnI4RcJHow== X-Google-Smtp-Source: AA0mqf6sFKJBnp73HD0eLFqrTm4SVnI6bm+urfRxkPBidbvGikwEw/HhGG/p8QhmxKGhSNbqYikEPQ== X-Received: by 2002:a05:6a00:4199:b0:56b:bb06:7dd5 with SMTP id ca25-20020a056a00419900b0056bbb067dd5mr14360225pfb.3.1668436719615; Mon, 14 Nov 2022 06:38:39 -0800 (PST) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id h12-20020a056a00000c00b0056bc742d21esm6977381pfk.176.2022.11.14.06.38.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Nov 2022 06:38:39 -0800 (PST) From: Andy Chiu To: davem@davemloft.net, andrew@lunn.ch, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v3 RESEND net-next 2/3] net: axienet: set mdio clock according to bus-frequency Date: Mon, 14 Nov 2022 22:37:54 +0800 Message-Id: <20221114143755.1241466-3-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221114143755.1241466-1-andy.chiu@sifive.com> References: <20221114143755.1241466-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org Some FPGA platforms have 80KHz MDIO bus frequency constraint when connecting Ethernet to its on-board external Marvell PHY. Thus, we may have to set MDIO clock according to the DT. Otherwise, use the default 2.5 MHz, as specified by 802.3, if the entry is not present. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn --- .../net/ethernet/xilinx/xilinx_axienet_mdio.c | 46 +++++++++++++------ 1 file changed, 32 insertions(+), 14 deletions(-) diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c index e1f51a071888..5e1619ce8074 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c +++ b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c @@ -147,15 +147,18 @@ static int axienet_mdio_write(struct mii_bus *bus, int phy_id, int reg, /** * axienet_mdio_enable - MDIO hardware setup function * @lp: Pointer to axienet local data structure. + * @np: Pointer to mdio device tree node. * * Return: 0 on success, -ETIMEDOUT on a timeout. * * Sets up the MDIO interface by initializing the MDIO clock and enabling the * MDIO interface in hardware. **/ -static int axienet_mdio_enable(struct axienet_local *lp) +static int axienet_mdio_enable(struct axienet_local *lp, struct device_node *np) { + u32 mdio_freq = MAX_MDIO_FREQ; u32 host_clock; + u32 clk_div; lp->mii_clk_div = 0; @@ -184,6 +187,12 @@ static int axienet_mdio_enable(struct axienet_local *lp) host_clock); } + if (np) + of_property_read_u32(np, "clock-frequency", &mdio_freq); + if (mdio_freq != MAX_MDIO_FREQ) + netdev_info(lp->ndev, "Setting non-standard mdio bus frequency to %u Hz\n", + mdio_freq); + /* clk_div can be calculated by deriving it from the equation: * fMDIO = fHOST / ((1 + clk_div) * 2) * @@ -209,13 +218,20 @@ static int axienet_mdio_enable(struct axienet_local *lp) * "clock-frequency" from the CPU */ - lp->mii_clk_div = (host_clock / (MAX_MDIO_FREQ * 2)) - 1; + clk_div = (host_clock / (mdio_freq * 2)) - 1; /* If there is any remainder from the division of - * fHOST / (MAX_MDIO_FREQ * 2), then we need to add + * fHOST / (mdio_freq * 2), then we need to add * 1 to the clock divisor or we will surely be above 2.5 MHz */ - if (host_clock % (MAX_MDIO_FREQ * 2)) - lp->mii_clk_div++; + if (host_clock % (mdio_freq * 2)) + clk_div++; + + /* Check for overflow of mii_clk_div */ + if (clk_div & ~XAE_MDIO_MC_CLOCK_DIVIDE_MAX) { + netdev_warn(lp->ndev, "MDIO clock divisor overflow\n"); + return -EOVERFLOW; + } + lp->mii_clk_div = (u8)clk_div; netdev_dbg(lp->ndev, "Setting MDIO clock divisor to %u/%u Hz host clock.\n", @@ -242,10 +258,6 @@ int axienet_mdio_setup(struct axienet_local *lp) struct mii_bus *bus; int ret; - ret = axienet_mdio_enable(lp); - if (ret < 0) - return ret; - bus = mdiobus_alloc(); if (!bus) return -ENOMEM; @@ -261,15 +273,21 @@ int axienet_mdio_setup(struct axienet_local *lp) lp->mii_bus = bus; mdio_node = of_get_child_by_name(lp->dev->of_node, "mdio"); + ret = axienet_mdio_enable(lp, mdio_node); + if (ret < 0) + goto unregister; ret = of_mdiobus_register(bus, mdio_node); + if (ret) + goto unregister; of_node_put(mdio_node); - if (ret) { - mdiobus_free(bus); - lp->mii_bus = NULL; - return ret; - } axienet_mdio_mdc_disable(lp); return 0; + +unregister: + of_node_put(mdio_node); + mdiobus_free(bus); + lp->mii_bus = NULL; + return ret; } /** From patchwork Mon Nov 14 14:37:55 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13042437 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 19B5EC433FE for ; Mon, 14 Nov 2022 14:39:15 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237026AbiKNOjN (ORCPT ); Mon, 14 Nov 2022 09:39:13 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46222 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237044AbiKNOiz (ORCPT ); Mon, 14 Nov 2022 09:38:55 -0500 Received: from mail-pl1-x633.google.com (mail-pl1-x633.google.com [IPv6:2607:f8b0:4864:20::633]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EFD90233A3 for ; Mon, 14 Nov 2022 06:38:43 -0800 (PST) Received: by mail-pl1-x633.google.com with SMTP id j12so10230334plj.5 for ; Mon, 14 Nov 2022 06:38:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Y76ZfgfBJidUYPCMV+vRUvTiWIMgw/TUrl068PoooHY=; b=YZzT61sjhV2pf6Bt9OLNYTSEz9HPAKEC3Yo6V74N1aZWIxU13Qi60cbmbWOoCwxXM4 /HWVpyqglYQRijLVoqj7/wnyitsyzORSVDJ7alVcDnlS0aa6wnoUfiH8Sh4186MFLHtq AJ8kAddluKGCsk9v5u/5Zr0jhRrkY19MtQP4NpWjFSUo6LmkJZP4KkPJn/NOUJ3WgkfU ECD/XHus1eR3A1YjGSxw1Sgab9EJ1CZ5PEH3cSRs8WKAb0o846vBchYu7AovFr1ufW2Z wjM0g04pFCM5TazaTkB2VaVT4svlDuDIGchk8nncosHe+AddmQP7F1US1+0Fup5/x0Mv Ei9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Y76ZfgfBJidUYPCMV+vRUvTiWIMgw/TUrl068PoooHY=; b=CA3EGdjnko1Z3x50XEBpHD1MjoypavSu9jZ6GziEAX1cYlufDEyHD5/WmXLP8HL7gB JGrDV5XWXFdZk3R+/eUfyK9b6970jilbkrKmlxE/i7dfsy8YzPRDfi5t0mva1Uyvo8Ri R5I4JkeKmDjGtPjsD8lE03A58SB6YMT7AHgU4H2BwuJ+Djzav3mYYYM/OIpiiLYsbX2R dDiWX3P0lM/5aOQYQYNPLqXiBokc+XrCEVi+4/81nZbknOdggcG6iGWUNl+EQhpVgrtB f5qvn4+vlDvsTDo8b9u5i4ysqkVAMUNGHrlD+yr1I9iJey3RyhsujW6e+wZHUJiS3JsF qHHA== X-Gm-Message-State: ANoB5pkOMgtSZidxy0dgYy2HtReFu8dap6Lzo7IbvuXASO2BIzcj8ESc N9RYZoNALwysF4v1rKVu2AbTHA== X-Google-Smtp-Source: AA0mqf6vSr+brUvvy98DTKzeelAh8JJ54syk8GbsIJ2Ea9Aw6FbBNR/r7KP4qCnl/1dgcZLjTwpXGw== X-Received: by 2002:a17:902:c702:b0:186:9295:2012 with SMTP id p2-20020a170902c70200b0018692952012mr13680502plp.19.1668436723438; Mon, 14 Nov 2022 06:38:43 -0800 (PST) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id h12-20020a056a00000c00b0056bc742d21esm6977381pfk.176.2022.11.14.06.38.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Nov 2022 06:38:42 -0800 (PST) From: Andy Chiu To: davem@davemloft.net, andrew@lunn.ch, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com, Rob Herring Subject: [PATCH v3 RESEND net-next 3/3] dt-bindings: describe the support of "clock-frequency" in mdio Date: Mon, 14 Nov 2022 22:37:55 +0800 Message-Id: <20221114143755.1241466-4-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221114143755.1241466-1-andy.chiu@sifive.com> References: <20221114143755.1241466-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org mdio bus frequency can be configured at boottime by a property in DT now, so add a description to it. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn Acked-by: Rob Herring --- Documentation/devicetree/bindings/net/xilinx_axienet.txt | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt index 1aa4c6006cd0..80e505a2fda1 100644 --- a/Documentation/devicetree/bindings/net/xilinx_axienet.txt +++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt @@ -68,6 +68,8 @@ Optional properties: - mdio : Child node for MDIO bus. Must be defined if PHY access is required through the core's MDIO interface (i.e. always, unless the PHY is accessed through a different bus). + Non-standard MDIO bus frequency is supported via + "clock-frequency", see mdio.yaml. - pcs-handle: Phandle to the internal PCS/PMA PHY in SGMII or 1000Base-X modes, where "pcs-handle" should be used to point