From patchwork Thu Nov 17 03:47:49 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13046072 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 995E9C43217 for ; Thu, 17 Nov 2022 03:48:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234604AbiKQDsG (ORCPT ); Wed, 16 Nov 2022 22:48:06 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58264 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233842AbiKQDsD (ORCPT ); Wed, 16 Nov 2022 22:48:03 -0500 Received: from mail-pg1-x52e.google.com (mail-pg1-x52e.google.com [IPv6:2607:f8b0:4864:20::52e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4B13651C26 for ; Wed, 16 Nov 2022 19:48:02 -0800 (PST) Received: by mail-pg1-x52e.google.com with SMTP id f3so874715pgc.2 for ; Wed, 16 Nov 2022 19:48:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=88tOeLPsWCVekBUY0oEIMvHJFlQGAI2IcuZIBKwXMgk=; b=c6HN5X8ogZXBT+emdZAw+GFFddJNv3Bdvc7jKF6XT+QOtIzqFzqLIsnN5JDQf9XxX1 s4cEB7V1dC7Er++n6rCL/wO+FP5VAYkuxhMXoE/DSggfPWrq+yFZdMXEGxp5RlSSSADC U98HSRF9UNqoQj2pyI6GbYZXdNggdkKQCUzzFCXs3i/ziP78YVrzCQuKAiKs9DcWTkdQ BkceLRaUhrjvV7HWboucr+gHPOBNeb2KrmJ1FqhkQJltvkMKulkqKdTVay5YQA2AyYrG wN738GdVLm3NqMDszJ4H97RLw4citnKKAuTZvF2ZLU6cr5M159+4NKnyj7DFgifjk8KY uQAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=88tOeLPsWCVekBUY0oEIMvHJFlQGAI2IcuZIBKwXMgk=; b=bMer6/xXql8GW+CW+8d0MADjOoWzvVRNo5PuqSGs0x9jJArPKQ1M+JTyHQkc4d3YqY hQEZok4GTkHVWNzOBYdqrib5j9SpbMXkIbKZ0gJPnFlT4P8DMiymIfyT4eYTiQehy7ww MRXA1F6viyJF6zXyQ63tR34vo/8iwKSDc2m0gUVIt++CuII70OpDvu9GKwqhkpkS4x+B Ze2iGFh3D0bzhRP23XA5c564dOx1569EmZkyobl+LA9LRDeQVD8TyKkqkiUIvkKl4MNX Ut/kA2pUe8xGZbvvOHt5d0M2FoQMJwxzsgYWJpZmozJQWQ4XF36JPp0al+zsFcF0R4da d6VQ== X-Gm-Message-State: ANoB5pk0icR+SO6eExs7lNAHhBMhAznFIXXCTkufB2uwFDXA2ioQJf9j IKObKBfohSF3ThIaa43FyOqYLA== X-Google-Smtp-Source: AA0mqf6UzanrSl30TKoAACSsgPmxqQlipIvSyZ6wJu4Pv8LLSXtFL11peF/jIFHvuEviKKwkT3eMpQ== X-Received: by 2002:a63:1345:0:b0:476:f92f:69f0 with SMTP id 5-20020a631345000000b00476f92f69f0mr371235pgt.463.1668656881797; Wed, 16 Nov 2022 19:48:01 -0800 (PST) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id p22-20020a1709027ed600b00187197c499asm13016723plb.164.2022.11.16.19.47.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Nov 2022 19:48:01 -0800 (PST) From: Andy Chiu To: davem@davemloft.net, andrew@lunn.ch, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v4 net-next 1/3] net: axienet: Unexport and remove unused mdio functions Date: Thu, 17 Nov 2022 11:47:49 +0800 Message-Id: <20221117034751.1347105-2-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221117034751.1347105-1-andy.chiu@sifive.com> References: <20221117034751.1347105-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org Both axienet_mdio_enable functions are no longer used in xilinx_axienet_main.c due to 253761a0e61b7. And axienet_mdio_disable is not even used in the mdio.c. So unexport and remove them. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn --- drivers/net/ethernet/xilinx/xilinx_axienet.h | 2 -- drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c | 13 +------------ 2 files changed, 1 insertion(+), 14 deletions(-) diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet.h b/drivers/net/ethernet/xilinx/xilinx_axienet.h index 6370c447ac5c..575ff9de8985 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet.h +++ b/drivers/net/ethernet/xilinx/xilinx_axienet.h @@ -611,8 +611,6 @@ static inline void axienet_dma_out_addr(struct axienet_local *lp, off_t reg, #endif /* CONFIG_64BIT */ /* Function prototypes visible in xilinx_axienet_mdio.c for other files */ -int axienet_mdio_enable(struct axienet_local *lp); -void axienet_mdio_disable(struct axienet_local *lp); int axienet_mdio_setup(struct axienet_local *lp); void axienet_mdio_teardown(struct axienet_local *lp); diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c index 0b3b6935c558..e1f51a071888 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c +++ b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c @@ -153,7 +153,7 @@ static int axienet_mdio_write(struct mii_bus *bus, int phy_id, int reg, * Sets up the MDIO interface by initializing the MDIO clock and enabling the * MDIO interface in hardware. **/ -int axienet_mdio_enable(struct axienet_local *lp) +static int axienet_mdio_enable(struct axienet_local *lp) { u32 host_clock; @@ -226,17 +226,6 @@ int axienet_mdio_enable(struct axienet_local *lp) return axienet_mdio_wait_until_ready(lp); } -/** - * axienet_mdio_disable - MDIO hardware disable function - * @lp: Pointer to axienet local data structure. - * - * Disable the MDIO interface in hardware. - **/ -void axienet_mdio_disable(struct axienet_local *lp) -{ - axienet_iow(lp, XAE_MDIO_MC_OFFSET, 0); -} - /** * axienet_mdio_setup - MDIO setup function * @lp: Pointer to axienet local data structure. From patchwork Thu Nov 17 03:47:50 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13046073 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 98133C4332F for ; Thu, 17 Nov 2022 03:48:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234530AbiKQDsI (ORCPT ); Wed, 16 Nov 2022 22:48:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58316 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233825AbiKQDsG (ORCPT ); Wed, 16 Nov 2022 22:48:06 -0500 Received: from mail-pg1-x534.google.com (mail-pg1-x534.google.com [IPv6:2607:f8b0:4864:20::534]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D549054B0A for ; Wed, 16 Nov 2022 19:48:05 -0800 (PST) Received: by mail-pg1-x534.google.com with SMTP id q1so828127pgl.11 for ; Wed, 16 Nov 2022 19:48:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qe8YO2bYKcCk4mjdRa7k4fBiBoq1F5abtOZtL0+7RAg=; b=ZlXqcQ/TBcjMH7qlWaregji379qaz3S+jNP56u2x3vrqT0XmJ6Lc3mIya/6A9Ly7kq tx+RTq3WurM26yQrDPjvTpAf/yeG9LY/0lehBQZ18/x1YrU9sgT5SG5qOTxuJsrRkplT 1d0xwf37vV67kF08KYsBHtpY+qgVOIygwdxtOM61WTMVp29/k0697XwGgKoDAgOAL+Ht d+ek8q7fdU0KPbVPZryptWZdYs9JjeVhhXfdw5ymX1K/LBX8SQhgquyL30fB7vcslUjT thP6tQCBUPcTOe+t0K06NDTTvW7S6zj5dF2QFqea2B1gxVmnponzvwBQ6P7FutJZruV4 ctCA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qe8YO2bYKcCk4mjdRa7k4fBiBoq1F5abtOZtL0+7RAg=; b=SVZF9HZjtRHw+leJvkiNbAhIPhzJYyq6ty63GCyQco7FEB/Ya6hEQ9iB2/yeSC73IQ D1K8deiTEH3Khs0TyqTVhj8JlSbF93I8fsrIsbo4k5tz+D+9bvYG+lDmNi/j+AfL5S78 auiV4x/zr1V9HEFJgbj/NRaYiViCPNBeIoxxNq1lwCRLcqS4TQSNuMOaB8VGre8kO7qo n8OmhJRjnhqfJHURyESsjqNZ/kM6CXxx1VdAwkwZdLp1fOFnNc9fd2NNeR8RWIBLfFZX f6sn2QZ8IEUCXnKulF+Qd+UJ2oMZiwHizObGujABlT8bADtw360VgGiW0+bdl+mDtBk9 2Mgw== X-Gm-Message-State: ANoB5pkP1gTJBIdmKwhVr4Op6a4Cia2vj3m6cad7IefEHtpVvATa/yUb cgW0z8AZSOvpXMk9KCzZkN3phg== X-Google-Smtp-Source: AA0mqf5iz5cLKFk9oFqB7sAINpOlLMWPUNudtyaYnxyF7/W2Lzos3BsbDwOWnvh0z9i4I4oe4PXd7Q== X-Received: by 2002:a63:d908:0:b0:45f:fc05:270b with SMTP id r8-20020a63d908000000b0045ffc05270bmr470095pgg.14.1668656885320; Wed, 16 Nov 2022 19:48:05 -0800 (PST) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id p22-20020a1709027ed600b00187197c499asm13016723plb.164.2022.11.16.19.48.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Nov 2022 19:48:04 -0800 (PST) From: Andy Chiu To: davem@davemloft.net, andrew@lunn.ch, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH v4 net-next 2/3] net: axienet: set mdio clock according to bus-frequency Date: Thu, 17 Nov 2022 11:47:50 +0800 Message-Id: <20221117034751.1347105-3-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221117034751.1347105-1-andy.chiu@sifive.com> References: <20221117034751.1347105-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org Some FPGA platforms have 80KHz MDIO bus frequency constraint when connecting Ethernet to its on-board external Marvell PHY. Thus, we may have to set MDIO clock according to the DT. Otherwise, use the default 2.5 MHz, as specified by 802.3, if the entry is not present. Also, change MAX_MDIO_FREQ to DEFAULT_MDIO_FREQ because we may actually set MDIO bus frequency higher than 2.5MHz if undelying devices support it. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn --- .../net/ethernet/xilinx/xilinx_axienet_mdio.c | 48 +++++++++++++------ 1 file changed, 33 insertions(+), 15 deletions(-) diff --git a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c index e1f51a071888..789a90997f4b 100644 --- a/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c +++ b/drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c @@ -17,7 +17,7 @@ #include "xilinx_axienet.h" -#define MAX_MDIO_FREQ 2500000 /* 2.5 MHz */ +#define DEFAULT_MDIO_FREQ 2500000 /* 2.5 MHz */ #define DEFAULT_HOST_CLOCK 150000000 /* 150 MHz */ /* Wait till MDIO interface is ready to accept a new transaction.*/ @@ -147,15 +147,18 @@ static int axienet_mdio_write(struct mii_bus *bus, int phy_id, int reg, /** * axienet_mdio_enable - MDIO hardware setup function * @lp: Pointer to axienet local data structure. + * @np: Pointer to mdio device tree node. * * Return: 0 on success, -ETIMEDOUT on a timeout. * * Sets up the MDIO interface by initializing the MDIO clock and enabling the * MDIO interface in hardware. **/ -static int axienet_mdio_enable(struct axienet_local *lp) +static int axienet_mdio_enable(struct axienet_local *lp, struct device_node *np) { + u32 mdio_freq = DEFAULT_MDIO_FREQ; u32 host_clock; + u32 clk_div; lp->mii_clk_div = 0; @@ -184,6 +187,12 @@ static int axienet_mdio_enable(struct axienet_local *lp) host_clock); } + if (np) + of_property_read_u32(np, "clock-frequency", &mdio_freq); + if (mdio_freq != DEFAULT_MDIO_FREQ) + netdev_info(lp->ndev, "Setting non-standard mdio bus frequency to %u Hz\n", + mdio_freq); + /* clk_div can be calculated by deriving it from the equation: * fMDIO = fHOST / ((1 + clk_div) * 2) * @@ -209,13 +218,20 @@ static int axienet_mdio_enable(struct axienet_local *lp) * "clock-frequency" from the CPU */ - lp->mii_clk_div = (host_clock / (MAX_MDIO_FREQ * 2)) - 1; + clk_div = (host_clock / (mdio_freq * 2)) - 1; /* If there is any remainder from the division of - * fHOST / (MAX_MDIO_FREQ * 2), then we need to add + * fHOST / (mdio_freq * 2), then we need to add * 1 to the clock divisor or we will surely be above 2.5 MHz */ - if (host_clock % (MAX_MDIO_FREQ * 2)) - lp->mii_clk_div++; + if (host_clock % (mdio_freq * 2)) + clk_div++; + + /* Check for overflow of mii_clk_div */ + if (clk_div & ~XAE_MDIO_MC_CLOCK_DIVIDE_MAX) { + netdev_warn(lp->ndev, "MDIO clock divisor overflow\n"); + return -EOVERFLOW; + } + lp->mii_clk_div = (u8)clk_div; netdev_dbg(lp->ndev, "Setting MDIO clock divisor to %u/%u Hz host clock.\n", @@ -242,10 +258,6 @@ int axienet_mdio_setup(struct axienet_local *lp) struct mii_bus *bus; int ret; - ret = axienet_mdio_enable(lp); - if (ret < 0) - return ret; - bus = mdiobus_alloc(); if (!bus) return -ENOMEM; @@ -261,15 +273,21 @@ int axienet_mdio_setup(struct axienet_local *lp) lp->mii_bus = bus; mdio_node = of_get_child_by_name(lp->dev->of_node, "mdio"); + ret = axienet_mdio_enable(lp, mdio_node); + if (ret < 0) + goto unregister; ret = of_mdiobus_register(bus, mdio_node); + if (ret) + goto unregister; of_node_put(mdio_node); - if (ret) { - mdiobus_free(bus); - lp->mii_bus = NULL; - return ret; - } axienet_mdio_mdc_disable(lp); return 0; + +unregister: + of_node_put(mdio_node); + mdiobus_free(bus); + lp->mii_bus = NULL; + return ret; } /** From patchwork Thu Nov 17 03:47:51 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13046074 X-Patchwork-Delegate: kuba@kernel.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8B45EC433FE for ; Thu, 17 Nov 2022 03:48:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233825AbiKQDsS (ORCPT ); Wed, 16 Nov 2022 22:48:18 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58458 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234704AbiKQDsM (ORCPT ); Wed, 16 Nov 2022 22:48:12 -0500 Received: from mail-pg1-x530.google.com (mail-pg1-x530.google.com [IPv6:2607:f8b0:4864:20::530]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CBB4F6A693 for ; Wed, 16 Nov 2022 19:48:09 -0800 (PST) Received: by mail-pg1-x530.google.com with SMTP id q71so844025pgq.8 for ; Wed, 16 Nov 2022 19:48:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Y76ZfgfBJidUYPCMV+vRUvTiWIMgw/TUrl068PoooHY=; b=Aemg2d4QHeMmhfW2XzWUcy31KiogjSTiFrtce4XLqG0KVm5jfdmiYfrZ2ArThv9/7x f1gfdsFx5oC8Ei13sDch2N797DGQO7gckIlinDLr/1tBQ+0U7VGHI4uTWH5s5Vq3nAWp hM9WNOcZ3KWF3JmF4zvl/vNfVUZJdTtonnviUos5qWRerGb37/ZZx6ZXonN+zzw/AZFE +iENrziPTgPFINegygwCVzy9mvOlfcsEdS9UP2PbXDpMpXsfTdWAGi0YU+QQv3U/QgBu vOGhYA3MG2Egle2KpY6/qVA5bkNGZFIBPVRl9tflfAf6ICL3YjfK6y+pSoapycA0fzAF lDiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Y76ZfgfBJidUYPCMV+vRUvTiWIMgw/TUrl068PoooHY=; b=AbmUk2rbcCWt1yeeUqB9t+PDZEE9uKjChCaJ4alsAP8qFltFMHvKZYVHo+1eLXZLYS EwkUutCHnjB44r1OTA+Wglo6QisX7gVMrZ0hV0TZc+73WFk32NesIrN8i150SGmcqT9z mte+8Gk5KgF7LUiSJocKiETr1s9lxCjp/YSPpbqtNf/gl20jhp2E3H48lyUVAwopl4OR FAXal8umeUSzdsjJL9cFMkvllAcC6jcVvJHU/f0cXaNfXhMM6pBn77krwfQEdxlQi9AL zl+Jbz4XHejnJmH4LLmE+4tIhnOxdpkD9lNizq9wi8hSwvmhy6HdaPfZhFu6T5DNdskM rJfA== X-Gm-Message-State: ANoB5pmlqI8F6mzzTZA5BIyJLx2fCCpOP+IRuRK+6XpRh21kjzGm7pMx xi9vEW20ofEop16LzNQV2sUDoQ== X-Google-Smtp-Source: AA0mqf4xP4Gzh0YATcEke2N5kYhIF0LDU3y/SN0UeWuBkH4qnD5qlWTNifLxKNRS4UN91g1M8fuZQQ== X-Received: by 2002:a63:2310:0:b0:457:a1a5:3ce with SMTP id j16-20020a632310000000b00457a1a503cemr390886pgj.416.1668656889309; Wed, 16 Nov 2022 19:48:09 -0800 (PST) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id p22-20020a1709027ed600b00187197c499asm13016723plb.164.2022.11.16.19.48.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Nov 2022 19:48:08 -0800 (PST) From: Andy Chiu To: davem@davemloft.net, andrew@lunn.ch, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com, Rob Herring Subject: [PATCH v4 net-next 3/3] dt-bindings: describe the support of "clock-frequency" in mdio Date: Thu, 17 Nov 2022 11:47:51 +0800 Message-Id: <20221117034751.1347105-4-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221117034751.1347105-1-andy.chiu@sifive.com> References: <20221117034751.1347105-1-andy.chiu@sifive.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org X-Patchwork-Delegate: kuba@kernel.org mdio bus frequency can be configured at boottime by a property in DT now, so add a description to it. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu Reviewed-by: Andrew Lunn Acked-by: Rob Herring --- Documentation/devicetree/bindings/net/xilinx_axienet.txt | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt index 1aa4c6006cd0..80e505a2fda1 100644 --- a/Documentation/devicetree/bindings/net/xilinx_axienet.txt +++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt @@ -68,6 +68,8 @@ Optional properties: - mdio : Child node for MDIO bus. Must be defined if PHY access is required through the core's MDIO interface (i.e. always, unless the PHY is accessed through a different bus). + Non-standard MDIO bus frequency is supported via + "clock-frequency", see mdio.yaml. - pcs-handle: Phandle to the internal PCS/PMA PHY in SGMII or 1000Base-X modes, where "pcs-handle" should be used to point