From patchwork Tue Nov 29 07:54:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058311 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E8A25C433FE for ; Tue, 29 Nov 2022 07:56:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=N1ikj4ZdsdVNNFYep1sI6Uam53Q0NQPUESIM0BTgxyw=; b=AdLLFsL5LGmdvd Ql6VCU6vDNwdxHZ+4znG0JAKcS9vcaQQmgmjyEErBwmpo+LuNkN2yIoXt7i2DyCq93yPTJPMLnhGi /218ZtG9W36i1UQp/g3KFZX7EgwC/kK3mA7v10gBskYQf474OCHmfkS7ZFslv95ebCkNIfBO5Fa4X Uv+DKPOjrEfUNu0zeGcbSOUzqAqUVivCmfYxlTP3pwcpt3x5GTkQZlkiy7DlfMgzVmxNPqgVnooGo Purb+D4/2ggAlVK8rQfSuExkR3tTU6+4ek00DfOxH4zTsqmY+oWGUleecU2X9xOweYhvd/C5cAo5o rrjAcAISLXzWVpl17eEg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvT1-0077m8-8U; Tue, 29 Nov 2022 07:55:48 +0000 Received: from mail-pg1-x536.google.com ([2607:f8b0:4864:20::536]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvS6-0077Jv-Vs for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:54:53 +0000 Received: by mail-pg1-x536.google.com with SMTP id q1so12255406pgl.11 for ; Mon, 28 Nov 2022 23:54:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kx5NISSyDqv/VSOLheYlPNFpU1BdKimZ8CZBw5i7Eak=; b=gUj1yZkN2NYrQOXiVqYSZcjPLowhTTgHtdjvu7wyDW8JrI9i8QCziKvYWkgRISEPVg M+x4F11ExrxsDWE/PwPbqHpxFtUiHOpDOwb6fcSpIpb5STrD5BKA+lYllKNQgQIzxTtJ 1pZeBy/RHjZGnFLgsl4wIL1dbOMz3aF43UkFppV/7TTt4TtVMdu9pi9jDQSU/l3vPl6+ Q9itMOzAJRrsf7TNzpXNrsAGe/e2uR5k5qc+Am+2HKkOpes1ojcW6wLG4Rodn4qSnIJQ BIpCbmtjibS413exA2tu+rWMOVDngblQql0Am3IkaJOkDGZ2zAA/HytIQeDIYhzpV5Lk NkEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kx5NISSyDqv/VSOLheYlPNFpU1BdKimZ8CZBw5i7Eak=; b=1fIqrUSkfz83vFyzU/IYo/oKiG5YmSr0hnb+5Rd0C9ThCZHO/AysS/fvGUK+xZaU+r w7PB6LMDnJ3JKh2zP1HSeZR/1JTpr+bfvwv/lhtY+1HA3jEF74rqGPWk51GP06AcHyUa QddssLVjE8RQ6L4nW9DlUsjU/npS8YWOIYoNUUxSewqxO/BAYLgX0yk7JKN7JcloDjOt W4p9LPmS3G4+pRFY00vzkM+HpJoZXgnEf4q7VRgNyPJqFRS6NCVqz1ofuJH+pZrWoEC2 x0FNRBYz9WzSu4F2pmDZ/vS3bu5w1vXUJlkmdYW1OndTDQUjSIUsiNgG8qCGQnZwSZMj 8dpg== X-Gm-Message-State: ANoB5plOeDZDORF7VdvZkVWG741B97FsBaV53v859FlPs/8cenbsd+b+ SRIg3aomf2YWuQauPd32pZkn9Q== X-Google-Smtp-Source: AA0mqf63dwSRKpz+S6yWYPBXZfGPusmqyHM3o6Ji9d8FlCOwnfv80EYXYh4HJzu4Q3noiqnEXT2apg== X-Received: by 2002:aa7:83d3:0:b0:56e:8477:1add with SMTP id j19-20020aa783d3000000b0056e84771addmr45151317pfn.13.1669708487830; Mon, 28 Nov 2022 23:54:47 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.54.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:54:47 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki , Krzysztof Kozlowski Subject: [PATCH v9 1/8] dt-bindings: arm: rockchip: Add pmu compatible for rv1126 Date: Tue, 29 Nov 2022 13:24:17 +0530 Message-Id: <20221129075424.189655-2-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235451_068990_63263ABD X-CRM114-Status: GOOD ( 10.60 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add PMU compatible string for rockchip rv1126. Acked-by: Krzysztof Kozlowski Signed-off-by: Jagan Teki --- Changes for v9: - none Changes for v8: - add Krzysztof ack Changes for v7: - new patch Documentation/devicetree/bindings/arm/rockchip/pmu.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip/pmu.yaml b/Documentation/devicetree/bindings/arm/rockchip/pmu.yaml index 8c73bc7f4009..b79c81cd9f0e 100644 --- a/Documentation/devicetree/bindings/arm/rockchip/pmu.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip/pmu.yaml @@ -27,6 +27,7 @@ select: - rockchip,rk3399-pmu - rockchip,rk3568-pmu - rockchip,rk3588-pmu + - rockchip,rv1126-pmu required: - compatible @@ -43,6 +44,7 @@ properties: - rockchip,rk3399-pmu - rockchip,rk3568-pmu - rockchip,rk3588-pmu + - rockchip,rv1126-pmu - const: syscon - const: simple-mfd From patchwork Tue Nov 29 07:54:18 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058312 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5ED8EC433FE for ; Tue, 29 Nov 2022 07:57:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=/cinHvH+3Dfnvik2gLzXMHQs53ZEnVLk9bJUHaz5mPY=; b=faO9Vd07xuRxzj G8vlEKgvOUu/SG9SZy/ZLVRdEVAnJQcowUiY4HNUVaEeap9X5BLuUzQcrbEsR996u8CIpkL45QAl3 /0BER0mqRUqYTyx7BJ4DJIl2m9x5FRSwxGUx3wT0x7cipRCqVFabRxGgwqsGAE/VY0JjgDkd2VSqS I1WPeovNAl9qpriIZ7wluodImWbpYQtKqo98XOgcEVfyukecKqkU+KkD9bK0hAd9v/vAagwNBHyU9 moJJODfJoYGgAosUEua3/Gx1NCNFKILBfXvsg2ephJXbdMOq1EgsVMNDC7By6FDL6XXbOjyV+m7KW /g/RyGGsPh8OVpOvezWA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvTc-00783W-Ly; Tue, 29 Nov 2022 07:56:24 +0000 Received: from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSB-0077N9-Fg for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:54:56 +0000 Received: by mail-pl1-x631.google.com with SMTP id 4so12657485pli.0 for ; Mon, 28 Nov 2022 23:54:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eN1IGYSfqB9+1PAq7XzBkQKGbJY2SPdzTc3TfuZTt4s=; b=nItFdxSPwVB25MZdSVpUTa6VFsuz/xyxxLdZzX0QYGmDaiyKTEoLS1BqXBs7lneSWZ n9biDVGZ3beJvJa3754hAzKM3v8FJBbTYm3MuNn1SH/emd/INWv4zT9p7t2kmhfuLUQm 1Os4R/u5cUfSffda6UzRJa8jtdzfW727bIKZ75fzDXbL1+OXJg4mNpSaTMDPo7syLeVe 3g/pmHGT7wvxsP7ifvKOy3fKoJkxlHmhrBZV0yrRbGZeV8KlfpMAMu960XS++sPGhsqJ TNKAtrUdFErkPUZbRAyDY0tKIfokCXigW7PvZrSgT1ExaGbrYMElajYvamvmDDZ27fGR Tbew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eN1IGYSfqB9+1PAq7XzBkQKGbJY2SPdzTc3TfuZTt4s=; b=PWuH+qc1ZhRyKbFArqpep5xVUUCKB0AAuJWiTWKx0/XZ1IavFKys0f6hzzyjMup1Iz bXBwTySyxf0YSdXgTX/Lm3dIeEeXOPU0IR80+gxV3V6IWcyamYaNyZc5Kyj/PcWCdz58 wPRh3iMiZw/wfUEZk1x/sLu2DNJbjgGq4KLNgheS6kmSFKgznw6xetk6J2dDNUTVaVTe /pgq826xbMIcH3dtq3tfr09MlDKs7E1rleJApB279z4LfmnQLF3GJxkXzbK04Q3WM++9 PFdVYm9Y6Ei15WGRlYrXW53owX9Ee9cA/lFfXxiI3JUpqqfNXyWkWzaAnKhUbItNUoyH GzYg== X-Gm-Message-State: ANoB5pmMSaZBBq8K8kVWHAjFWYllbSWiifOCWE8JyVMEg/xduVBne884 UmkvPLKltdrpmpqFj4fdkMp/dQ== X-Google-Smtp-Source: AA0mqf408+IYZeLUx/5AhM3Yqo+vv6GFxp0nLGgx/Ql+oXX+oBq+/6AiD3UJEv9HM0OZQsaAfjrI0Q== X-Received: by 2002:a17:90a:7d0f:b0:218:d50e:5af8 with SMTP id g15-20020a17090a7d0f00b00218d50e5af8mr34602134pjl.26.1669708493051; Mon, 28 Nov 2022 23:54:53 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.54.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:54:52 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki , Krzysztof Kozlowski Subject: [PATCH v9 2/8] dt-bindings: timer: rk-timer: Add rktimer for rv1126 Date: Tue, 29 Nov 2022 13:24:18 +0530 Message-Id: <20221129075424.189655-3-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235455_552617_00120EC2 X-CRM114-Status: UNSURE ( 9.61 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add rockchip timer compatible string for rockchip rv1126. Acked-by: Krzysztof Kozlowski Signed-off-by: Jagan Teki --- Changes for v9: - add Krzysztof ack Changes for v8: - drop cc list Documentation/devicetree/bindings/timer/rockchip,rk-timer.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/timer/rockchip,rk-timer.yaml b/Documentation/devicetree/bindings/timer/rockchip,rk-timer.yaml index dc3bc1e62fe9..a6221222e948 100644 --- a/Documentation/devicetree/bindings/timer/rockchip,rk-timer.yaml +++ b/Documentation/devicetree/bindings/timer/rockchip,rk-timer.yaml @@ -17,6 +17,7 @@ properties: - items: - enum: - rockchip,rv1108-timer + - rockchip,rv1126-timer - rockchip,rk3036-timer - rockchip,rk3188-timer - rockchip,rk3228-timer From patchwork Tue Nov 29 07:54:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058320 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3FA54C433FE for ; Tue, 29 Nov 2022 07:57:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=yKAhUdtmGxZSdcP2YH1QOXkylu30br02iKVJeGvCHPk=; b=uL87y03MaxOZJv kZ1FMRYHOOhGR+JnJJ6WJfBjxxgM5vo6ZO615GF0ZW8yblxjW5QU9LSO6a0LxpnnNrG5noC2pN9su VZEBxTW6k7aN/upEUzb8SXy8fOv61lOtef5kI7VuE0dn7BUNWntPi1nQFM5zz7/v0nCdBCzssx2zr EGX37NivZpsi0idMEsf5a9XHz1tz609EQh4SY4psSjyF38wbTqmi7XG4fvrQ7TXOwccOp3E1qzfJF nN+SIclJoPpis/GFjdbxexVGIM4tlN3R2VIEnkHQgyKHuE2B2XfjQ2ApyC7uEzC7/0JD4FL8m4+Go 2C3/ajdsQm2WiPx0EfOw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvTu-0078Bz-Lk; Tue, 29 Nov 2022 07:56:42 +0000 Received: from mail-pg1-x52e.google.com ([2607:f8b0:4864:20::52e]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSF-0077PA-38 for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:55:00 +0000 Received: by mail-pg1-x52e.google.com with SMTP id q71so12262634pgq.8 for ; Mon, 28 Nov 2022 23:54:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ubOT7qur8g7zUta1hWVe3v4B4vPiw32aBrvUmNSjAqc=; b=LrMOU46V7jE2p3qTLBp05dpFAN3QrS8gPWgA55qXgMUcHnwozkdZxdM7GVD0TgZHIm zTHn/pNm7SYi20xXf4X9vcqs29elfYnr8fzSxDKpj4fccVuyMboUHPr8h+yv4SBnpvRI sCy8s8R4xc/GBdFqyp1ADnwn3tEhO++LYosOC5IQWwev63LIM1xygRgc5jol3szHyUCX JqupKcPTUSZ0oHY/zZeLxLKA7MD7MosrTGV5CAkWGcRxUnYb2hA75U2yFmR8gnrQ/yGg reelQlCY7+AReANApPvdeaf4J7WdFy+Wvc/ZZxTWUyPPTYtpQtpqGW526cEeQdGcsllI 4eSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ubOT7qur8g7zUta1hWVe3v4B4vPiw32aBrvUmNSjAqc=; b=JuhpqrOjNjtnAFDFMi/Q6jU3s335MDuIPFHUeiAK3hoYTfT8i9fIkKXxsRXBRJ+28h v8SgjMXFXgFWrkgdTOuj1967iIf/Hq/Dhx4pgSzhYRl5Qjd5iiHmgC/AZIBxPyD1gSQ/ sCwJUeURtUM/TTfLjZNAOLvxhF8MD7pNLUiSG409IM+TJ24EahkBqNsWEx9FrRv/eZCI +bQERHUhfnoK4Bw6FBvb9jH7UIl6CQgo32aQlo8UyzjnoNvekCBJXEPH7qjnzDoDgAx1 FBInYu5qJeXwyAmP7+CQRcXKouW3xnfLq6U8pM/Gb9OWDA07QeUYuO2XynAY1bnrYQKz 5Kfw== X-Gm-Message-State: ANoB5pmFlwOnYf93g2LAEQ+NAMkFYeZ4KyEYXx7IPbhEohJrqP10oeyY +iJzuAzYVMIqIyajKQpTIWztyA== X-Google-Smtp-Source: AA0mqf43ExEoTTIB95ZYR8GhKHoqUlq10jy57qNEfiCAMW8bcJaPWX0tJN4YSABQYF30Vqe3k434yA== X-Received: by 2002:a63:e712:0:b0:477:7f69:2749 with SMTP id b18-20020a63e712000000b004777f692749mr31841586pgi.372.1669708498535; Mon, 28 Nov 2022 23:54:58 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.54.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:54:58 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki Subject: [PATCH v9 3/8] ARM: dts: rockchip: Add Rockchip RV1126 pinctrl Date: Tue, 29 Nov 2022 13:24:19 +0530 Message-Id: <20221129075424.189655-4-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235459_198309_02EB8526 X-CRM114-Status: GOOD ( 18.46 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add pinctrl definitions for Rockchip RV1126. From RK3568 on-wards pinctrl configurations are maintained in common conf file rockchip-pinconf.dtsi and it is available in arm64 path (arch/arm64/boot/dts/rockchip/rockchip-pinconf.dtsi). So, include the same conf file to RV1126 pinctrl from arm64 path. Signed-off-by: Jagan Teki --- Changes for v9, v8: - none Changes for v7: - remove Edegble in license text Changes for v6: - updated commit message Changes for v5: - none Changes for v4: - update i2c pins - rebase on -next Changes for v3: - none Changes for v2: - spilt pinctrl as separate patch MAINTAINERS | 2 +- arch/arm/boot/dts/rv1126-pinctrl.dtsi | 211 ++++++++++++++++++++++++++ 2 files changed, 212 insertions(+), 1 deletion(-) create mode 100644 arch/arm/boot/dts/rv1126-pinctrl.dtsi diff --git a/MAINTAINERS b/MAINTAINERS index 5f66378dcfb0..4fd0fa773209 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2750,7 +2750,7 @@ F: Documentation/devicetree/bindings/i2c/i2c-rk3x.yaml F: Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.yaml F: Documentation/devicetree/bindings/spi/spi-rockchip.yaml F: arch/arm/boot/dts/rk3* -F: arch/arm/boot/dts/rv1108* +F: arch/arm/boot/dts/rv11* F: arch/arm/mach-rockchip/ F: drivers/*/*/*rockchip* F: drivers/*/*rockchip* diff --git a/arch/arm/boot/dts/rv1126-pinctrl.dtsi b/arch/arm/boot/dts/rv1126-pinctrl.dtsi new file mode 100644 index 000000000000..4bc419cc1210 --- /dev/null +++ b/arch/arm/boot/dts/rv1126-pinctrl.dtsi @@ -0,0 +1,211 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd + */ + +#include +#include + +/* + * This file is auto generated by pin2dts tool, please keep these code + * by adding changes at end of this file. + */ +&pinctrl { + emmc { + /omit-if-no-ref/ + emmc_rstnout: emmc-rstnout { + rockchip,pins = + /* emmc_rstn */ + <1 RK_PA3 2 &pcfg_pull_none>; + }; + /omit-if-no-ref/ + emmc_bus8: emmc-bus8 { + rockchip,pins = + /* emmc_d0 */ + <0 RK_PC4 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d1 */ + <0 RK_PC5 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d2 */ + <0 RK_PC6 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d3 */ + <0 RK_PC7 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d4 */ + <0 RK_PD0 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d5 */ + <0 RK_PD1 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d6 */ + <0 RK_PD2 2 &pcfg_pull_up_drv_level_2>, + /* emmc_d7 */ + <0 RK_PD3 2 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + emmc_clk: emmc-clk { + rockchip,pins = + /* emmc_clko */ + <0 RK_PD7 2 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + emmc_cmd: emmc-cmd { + rockchip,pins = + /* emmc_cmd */ + <0 RK_PD5 2 &pcfg_pull_up_drv_level_2>; + }; + }; + i2c0 { + /omit-if-no-ref/ + i2c0_xfer: i2c0-xfer { + rockchip,pins = + /* i2c0_scl */ + <0 RK_PB4 1 &pcfg_pull_none_drv_level_0_smt>, + /* i2c0_sda */ + <0 RK_PB5 1 &pcfg_pull_none_drv_level_0_smt>; + }; + }; + sdmmc0 { + /omit-if-no-ref/ + sdmmc0_bus4: sdmmc0-bus4 { + rockchip,pins = + /* sdmmc0_d0 */ + <1 RK_PA4 1 &pcfg_pull_up_drv_level_2>, + /* sdmmc0_d1 */ + <1 RK_PA5 1 &pcfg_pull_up_drv_level_2>, + /* sdmmc0_d2 */ + <1 RK_PA6 1 &pcfg_pull_up_drv_level_2>, + /* sdmmc0_d3 */ + <1 RK_PA7 1 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + sdmmc0_clk: sdmmc0-clk { + rockchip,pins = + /* sdmmc0_clk */ + <1 RK_PB0 1 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + sdmmc0_cmd: sdmmc0-cmd { + rockchip,pins = + /* sdmmc0_cmd */ + <1 RK_PB1 1 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + sdmmc0_det: sdmmc0-det { + rockchip,pins = + <0 RK_PA3 1 &pcfg_pull_none>; + }; + /omit-if-no-ref/ + sdmmc0_pwr: sdmmc0-pwr { + rockchip,pins = + <0 RK_PC0 1 &pcfg_pull_none>; + }; + }; + sdmmc1 { + /omit-if-no-ref/ + sdmmc1_bus4: sdmmc1-bus4 { + rockchip,pins = + /* sdmmc1_d0 */ + <1 RK_PB4 1 &pcfg_pull_up_drv_level_2>, + /* sdmmc1_d1 */ + <1 RK_PB5 1 &pcfg_pull_up_drv_level_2>, + /* sdmmc1_d2 */ + <1 RK_PB6 1 &pcfg_pull_up_drv_level_2>, + /* sdmmc1_d3 */ + <1 RK_PB7 1 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + sdmmc1_clk: sdmmc1-clk { + rockchip,pins = + /* sdmmc1_clk */ + <1 RK_PB2 1 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + sdmmc1_cmd: sdmmc1-cmd { + rockchip,pins = + /* sdmmc1_cmd */ + <1 RK_PB3 1 &pcfg_pull_up_drv_level_2>; + }; + /omit-if-no-ref/ + sdmmc1_det: sdmmc1-det { + rockchip,pins = + <1 RK_PD0 2 &pcfg_pull_none>; + }; + /omit-if-no-ref/ + sdmmc1_pwr: sdmmc1-pwr { + rockchip,pins = + <1 RK_PD1 2 &pcfg_pull_none>; + }; + }; + uart0 { + /omit-if-no-ref/ + uart0_xfer: uart0-xfer { + rockchip,pins = + /* uart0_rx */ + <1 RK_PC2 1 &pcfg_pull_up>, + /* uart0_tx */ + <1 RK_PC3 1 &pcfg_pull_up>; + }; + /omit-if-no-ref/ + uart0_ctsn: uart0-ctsn { + rockchip,pins = + <1 RK_PC1 1 &pcfg_pull_none>; + }; + /omit-if-no-ref/ + uart0_rtsn: uart0-rtsn { + rockchip,pins = + <1 RK_PC0 1 &pcfg_pull_none>; + }; + /omit-if-no-ref/ + uart0_rtsn_gpio: uart0-rts-pin { + rockchip,pins = + <1 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + uart1 { + /omit-if-no-ref/ + uart1m0_xfer: uart1m0-xfer { + rockchip,pins = + /* uart1_rx_m0 */ + <0 RK_PB7 2 &pcfg_pull_up>, + /* uart1_tx_m0 */ + <0 RK_PB6 2 &pcfg_pull_up>; + }; + }; + uart2 { + /omit-if-no-ref/ + uart2m1_xfer: uart2m1-xfer { + rockchip,pins = + /* uart2_rx_m1 */ + <3 RK_PA3 1 &pcfg_pull_up>, + /* uart2_tx_m1 */ + <3 RK_PA2 1 &pcfg_pull_up>; + }; + }; + uart3 { + /omit-if-no-ref/ + uart3m0_xfer: uart3m0-xfer { + rockchip,pins = + /* uart3_rx_m0 */ + <3 RK_PC7 4 &pcfg_pull_up>, + /* uart3_tx_m0 */ + <3 RK_PC6 4 &pcfg_pull_up>; + }; + }; + uart4 { + /omit-if-no-ref/ + uart4m0_xfer: uart4m0-xfer { + rockchip,pins = + /* uart4_rx_m0 */ + <3 RK_PA5 4 &pcfg_pull_up>, + /* uart4_tx_m0 */ + <3 RK_PA4 4 &pcfg_pull_up>; + }; + }; + uart5 { + /omit-if-no-ref/ + uart5m0_xfer: uart5m0-xfer { + rockchip,pins = + /* uart5_rx_m0 */ + <3 RK_PA7 4 &pcfg_pull_up>, + /* uart5_tx_m0 */ + <3 RK_PA6 4 &pcfg_pull_up>; + }; + }; +}; From patchwork Tue Nov 29 07:54:20 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058321 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7C4F0C4332F for ; Tue, 29 Nov 2022 07:58:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=kdiF1kTfWjyMrDuDSbpf6FpG6lmEyPODMKFPEkYHCa4=; b=vLRWbc8Px0sMGi moWB+yXVSsonr2EE+rOgKbiwA7zyPT+KTfRzkvaX2peqoofQmfA6LYixY4FtQsWafK1v6ATDfZqwm ddiOQfoUYNcFp7gMqRnWAxu6JYegGrMVwnUhmsE+Qs/iuoyUxr33u9BVKlyzYnC797YV0i+iYhb5y tmdTr42FQIhFTTR8pemPVOmh63k9SLZgYwdCleC14WR0AYOhgboEF/MXkM3CYn8uJK179hWznFywh pJ/5JnAJYSJf8Rsqr7IS8ldXxvqFYKmp3JY8+VtBp1Te5KOgjuKVYVSKNp2ZkaMnwPCxiGYaaRWbz rwe0f5kEN0j1Nvl//1wQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvUI-0078N3-Bd; Tue, 29 Nov 2022 07:57:06 +0000 Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSP-0077Th-Js for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:55:12 +0000 Received: by mail-pl1-x630.google.com with SMTP id p24so8891500plw.1 for ; Mon, 28 Nov 2022 23:55:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vQYTBMLpsklmzR0EiUtKE3PQnoyl1PcvcjY2zMrCrhE=; b=AtVTSJgoYaHAwrgaEYFn8H9sGlY4k4abnJ3EDHh4TqgaK3omntJd7WHAHCbLllkU86 NSjyHLia8uFuMcIe6tFN0xS7oQBOJz7pfrv8FwBuvryb1zU2KSW50hpuweMrjGMR/XFh AbfZlA1+HiiI24Ax0BKnUiOcKw0ECdpG8AWhZiLpCMYAEthSeTNhgry9pLXtrXvf5sLc BqkYcHUwjuD+7ojvU+n3kxlS5rsYLR2DfmYVZxMPzjLHkCwrPWxNLWSLTtznsJDphEs6 g07xGVUl7yU1gRaxZjx8xgs7PVqoyAueeqFtLbybqp6YOTLMSIfsSGk/JWDfC7/JyzN+ PrCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vQYTBMLpsklmzR0EiUtKE3PQnoyl1PcvcjY2zMrCrhE=; b=xjG/2T1c0wFNdMGwUYijjedrsNbgnZpbMSKEeQ9HHMA+VYeYXYdYlFhqS7GgGWU52A L1f+SaniufhRgdqzciRvJac1OjUY58opjcvntxdsLNE1Mv9paLuiuD8rGWnqIosv+n+M Vo185uR6BDVXncHCRdqP0Iizk7t0D7Mwpi4EIeLiDXBh97S/fLkNEVuTh8jX1IBB3v9A Mizb8Ecq1b7bHBLGe8BBBqjjK5cqgeduxECJmZ0+QztnopQ8OAgWN5LWFPV3vPYnEXDM a+tEANZvJXkiq32w8DaSCFcEAmKUwD32/4FoymzDSJg/12rU51rI9wwA5p8j6JAl3CJA z2uQ== X-Gm-Message-State: ANoB5pm6vHym0qbyJEenGduXROGbzUUlmJLISazG+FidNbQR9uSHeCbA EkxsGuLePGL9IwCjV4XTP/T7Thn+Z2pm1/23fFo1tw== X-Google-Smtp-Source: AA0mqf6jI8WUKAqt2qA67BwLdhZFOM8f4UuK4rlpmJqXF2ahh1DUYIEsKFLqXutrgqrGJmUL8hV3hQ== X-Received: by 2002:a17:902:bb10:b0:189:6292:827e with SMTP id im16-20020a170902bb1000b001896292827emr23176578plb.97.1669708507534; Mon, 28 Nov 2022 23:55:07 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.54.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:55:07 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki , Jon Lin , Sugar Zhang Subject: [PATCH v9 4/8] ARM: dts: rockchip: Add Rockchip RV1126 SoC Date: Tue, 29 Nov 2022 13:24:20 +0530 Message-Id: <20221129075424.189655-5-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235509_700952_DD2AE901 X-CRM114-Status: GOOD ( 16.00 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org RV1126 is a high-performance vision processor SoC for IPC/CVR, especially for AI related application. It is based on quad-core ARM Cortex-A7 32-bit core which integrates NEON and FPU. There is a 32KB I-cache and 32KB D-cache for each core and 512KB unified L2 cache. It has build-in NPU supports INT8/INT16 hybrid operation and computing power is up to 2.0TOPs. This patch add basic core dtsi support. Signed-off-by: Jon Lin Signed-off-by: Sugar Zhang Signed-off-by: Jagan Teki --- Changes for v9: - none Changes for v8: - fix rv1126 dtsi - remove uart aliases - add adc node name - add uart dma-names - add timer0 node name Changes for v7: - fix dtbs_check - rearrange nodes - remove Edegble in license text Changes for v6: - add psci node Changes for v5: - none Changes for v4: - update i2c0 - rebase on -next Changes for v3: - update cru and power file names Changes for v2: - split pinctrl in separate patch arch/arm/boot/dts/rv1126.dtsi | 438 ++++++++++++++++++++++++++++++++++ 1 file changed, 438 insertions(+) create mode 100644 arch/arm/boot/dts/rv1126.dtsi diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi new file mode 100644 index 000000000000..1cb43147e90b --- /dev/null +++ b/arch/arm/boot/dts/rv1126.dtsi @@ -0,0 +1,438 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd. + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + #address-cells = <1>; + #size-cells = <1>; + + compatible = "rockchip,rv1126"; + + interrupt-parent = <&gic>; + + aliases { + i2c0 = &i2c0; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@f00 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0xf00>; + enable-method = "psci"; + clocks = <&cru ARMCLK>; + }; + + cpu1: cpu@f01 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0xf01>; + enable-method = "psci"; + clocks = <&cru ARMCLK>; + }; + + cpu2: cpu@f02 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0xf02>; + enable-method = "psci"; + clocks = <&cru ARMCLK>; + }; + + cpu3: cpu@f03 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0xf03>; + enable-method = "psci"; + clocks = <&cru ARMCLK>; + }; + }; + + arm-pmu { + compatible = "arm,cortex-a7-pmu"; + interrupts = , + , + , + ; + interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + timer { + compatible = "arm,armv7-timer"; + interrupts = , + , + , + ; + clock-frequency = <24000000>; + }; + + xin24m: oscillator { + compatible = "fixed-clock"; + clock-frequency = <24000000>; + clock-output-names = "xin24m"; + #clock-cells = <0>; + }; + + grf: syscon@fe000000 { + compatible = "rockchip,rv1126-grf", "syscon", "simple-mfd"; + reg = <0xfe000000 0x20000>; + }; + + pmugrf: syscon@fe020000 { + compatible = "rockchip,rv1126-pmugrf", "syscon", "simple-mfd"; + reg = <0xfe020000 0x1000>; + + pmu_io_domains: io-domains { + compatible = "rockchip,rv1126-pmu-io-voltage-domain"; + status = "disabled"; + }; + }; + + qos_emmc: qos@fe860000 { + compatible = "rockchip,rv1126-qos", "syscon"; + reg = <0xfe860000 0x20>; + }; + + qos_nandc: qos@fe860080 { + compatible = "rockchip,rv1126-qos", "syscon"; + reg = <0xfe860080 0x20>; + }; + + qos_sfc: qos@fe860200 { + compatible = "rockchip,rv1126-qos", "syscon"; + reg = <0xfe860200 0x20>; + }; + + qos_sdio: qos@fe86c000 { + compatible = "rockchip,rv1126-qos", "syscon"; + reg = <0xfe86c000 0x20>; + }; + + gic: interrupt-controller@feff0000 { + compatible = "arm,gic-400"; + interrupt-controller; + #interrupt-cells = <3>; + #address-cells = <0>; + + reg = <0xfeff1000 0x1000>, + <0xfeff2000 0x2000>, + <0xfeff4000 0x2000>, + <0xfeff6000 0x2000>; + interrupts = ; + }; + + pmu: power-management@ff3e0000 { + compatible = "rockchip,rv1126-pmu", "syscon", "simple-mfd"; + reg = <0xff3e0000 0x1000>; + + power: power-controller { + compatible = "rockchip,rv1126-power-controller"; + #power-domain-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + + power-domain@RV1126_PD_NVM { + reg = ; + clocks = <&cru HCLK_EMMC>, + <&cru CLK_EMMC>, + <&cru HCLK_NANDC>, + <&cru CLK_NANDC>, + <&cru HCLK_SFC>, + <&cru HCLK_SFCXIP>, + <&cru SCLK_SFC>; + pm_qos = <&qos_emmc>, + <&qos_nandc>, + <&qos_sfc>; + #power-domain-cells = <0>; + }; + + power-domain@RV1126_PD_SDIO { + reg = ; + clocks = <&cru HCLK_SDIO>, + <&cru CLK_SDIO>; + pm_qos = <&qos_sdio>; + #power-domain-cells = <0>; + }; + }; + }; + + i2c0: i2c@ff3f0000 { + compatible = "rockchip,rv1126-i2c", "rockchip,rk3399-i2c"; + reg = <0xff3f0000 0x1000>; + interrupts = ; + rockchip,grf = <&pmugrf>; + clocks = <&pmucru CLK_I2C0>, <&pmucru PCLK_I2C0>; + clock-names = "i2c", "pclk"; + pinctrl-names = "default"; + pinctrl-0 = <&i2c0_xfer>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + uart1: serial@ff410000 { + compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; + reg = <0xff410000 0x100>; + interrupts = ; + clock-frequency = <24000000>; + clocks = <&pmucru SCLK_UART1>, <&pmucru PCLK_UART1>; + clock-names = "baudclk", "apb_pclk"; + dmas = <&dmac 7>, <&dmac 6>; + dma-names = "tx", "rx"; + pinctrl-names = "default"; + pinctrl-0 = <&uart1m0_xfer>; + reg-shift = <2>; + reg-io-width = <4>; + status = "disabled"; + }; + + pmucru: clock-controller@ff480000 { + compatible = "rockchip,rv1126-pmucru"; + reg = <0xff480000 0x1000>; + rockchip,grf = <&grf>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + + cru: clock-controller@ff490000 { + compatible = "rockchip,rv1126-cru"; + reg = <0xff490000 0x1000>; + clocks = <&xin24m>; + clock-names = "xin24m"; + rockchip,grf = <&grf>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + + dmac: dma-controller@ff4e0000 { + compatible = "arm,pl330", "arm,primecell"; + reg = <0xff4e0000 0x4000>; + interrupts = , + ; + #dma-cells = <1>; + arm,pl330-periph-burst; + clocks = <&cru ACLK_DMAC>; + clock-names = "apb_pclk"; + }; + + uart0: serial@ff560000 { + compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; + reg = <0xff560000 0x100>; + interrupts = ; + clock-frequency = <24000000>; + clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>; + clock-names = "baudclk", "apb_pclk"; + dmas = <&dmac 5>, <&dmac 4>; + dma-names = "tx", "rx"; + pinctrl-names = "default"; + pinctrl-0 = <&uart0_xfer>; + reg-shift = <2>; + reg-io-width = <4>; + status = "disabled"; + }; + + uart2: serial@ff570000 { + compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; + reg = <0xff570000 0x100>; + interrupts = ; + clock-frequency = <24000000>; + clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>; + clock-names = "baudclk", "apb_pclk"; + dmas = <&dmac 9>, <&dmac 8>; + dma-names = "tx", "rx"; + pinctrl-names = "default"; + pinctrl-0 = <&uart2m1_xfer>; + reg-shift = <2>; + reg-io-width = <4>; + status = "disabled"; + }; + + uart3: serial@ff580000 { + compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; + reg = <0xff580000 0x100>; + interrupts = ; + clock-frequency = <24000000>; + clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>; + clock-names = "baudclk", "apb_pclk"; + dmas = <&dmac 11>, <&dmac 10>; + dma-names = "tx", "rx"; + pinctrl-names = "default"; + pinctrl-0 = <&uart3m0_xfer>; + reg-shift = <2>; + reg-io-width = <4>; + status = "disabled"; + }; + + uart4: serial@ff590000 { + compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; + reg = <0xff590000 0x100>; + interrupts = ; + clock-frequency = <24000000>; + clocks = <&cru SCLK_UART4>, <&cru PCLK_UART4>; + clock-names = "baudclk", "apb_pclk"; + dmas = <&dmac 13>, <&dmac 12>; + dma-names = "tx", "rx"; + pinctrl-names = "default"; + pinctrl-0 = <&uart4m0_xfer>; + reg-shift = <2>; + reg-io-width = <4>; + status = "disabled"; + }; + + uart5: serial@ff5a0000 { + compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; + reg = <0xff5a0000 0x100>; + interrupts = ; + clock-frequency = <24000000>; + clocks = <&cru SCLK_UART5>, <&cru PCLK_UART5>; + clock-names = "baudclk", "apb_pclk"; + dmas = <&dmac 15>, <&dmac 14>; + dma-names = "tx", "rx"; + pinctrl-names = "default"; + pinctrl-0 = <&uart5m0_xfer>; + reg-shift = <2>; + reg-io-width = <4>; + status = "disabled"; + }; + + saradc: adc@ff5e0000 { + compatible = "rockchip,rv1126-saradc", "rockchip,rk3399-saradc"; + reg = <0xff5e0000 0x100>; + interrupts = ; + #io-channel-cells = <1>; + clocks = <&cru CLK_SARADC>, <&cru PCLK_SARADC>; + clock-names = "saradc", "apb_pclk"; + resets = <&cru SRST_SARADC_P>; + reset-names = "saradc-apb"; + status = "disabled"; + }; + + timer0: timer@ff660000 { + compatible = "rockchip,rv1126-timer", "rockchip,rk3288-timer"; + reg = <0xff660000 0x20>; + interrupts = ; + clocks = <&cru PCLK_TIMER>, <&cru CLK_TIMER0>; + clock-names = "pclk", "timer"; + }; + + emmc: mmc@ffc50000 { + compatible = "rockchip,rv1126-dw-mshc", "rockchip,rk3288-dw-mshc"; + reg = <0xffc50000 0x4000>; + interrupts = ; + clocks = <&cru HCLK_EMMC>, <&cru CLK_EMMC>, + <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>; + clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; + fifo-depth = <0x100>; + max-frequency = <200000000>; + power-domains = <&power RV1126_PD_NVM>; + status = "disabled"; + }; + + sdmmc: mmc@ffc60000 { + compatible = "rockchip,rv1126-dw-mshc", "rockchip,rk3288-dw-mshc"; + reg = <0xffc60000 0x4000>; + interrupts = ; + clocks = <&cru HCLK_SDMMC>, <&cru CLK_SDMMC>, + <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>; + clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; + fifo-depth = <0x100>; + max-frequency = <200000000>; + status = "disabled"; + }; + + sdio: mmc@ffc70000 { + compatible = "rockchip,rv1126-dw-mshc", "rockchip,rk3288-dw-mshc"; + reg = <0xffc70000 0x4000>; + interrupts = ; + clocks = <&cru HCLK_SDIO>, <&cru CLK_SDIO>, + <&cru SCLK_SDIO_DRV>, <&cru SCLK_SDIO_SAMPLE>; + clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; + fifo-depth = <0x100>; + max-frequency = <200000000>; + power-domains = <&power RV1126_PD_SDIO>; + status = "disabled"; + }; + + pinctrl: pinctrl { + compatible = "rockchip,rv1126-pinctrl"; + rockchip,grf = <&grf>; + rockchip,pmu = <&pmugrf>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + gpio0: gpio@ff460000 { + compatible = "rockchip,gpio-bank"; + reg = <0xff460000 0x100>; + interrupts = ; + clocks = <&pmucru PCLK_GPIO0>, <&pmucru DBCLK_GPIO0>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio1: gpio@ff620000 { + compatible = "rockchip,gpio-bank"; + reg = <0xff620000 0x100>; + interrupts = ; + clocks = <&cru PCLK_GPIO1>, <&cru DBCLK_GPIO1>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio2: gpio@ff630000 { + compatible = "rockchip,gpio-bank"; + reg = <0xff630000 0x100>; + interrupts = ; + clocks = <&cru PCLK_GPIO2>, <&cru DBCLK_GPIO2>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio3: gpio@ff640000 { + compatible = "rockchip,gpio-bank"; + reg = <0xff640000 0x100>; + interrupts = ; + clocks = <&cru PCLK_GPIO3>, <&cru DBCLK_GPIO3>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio4: gpio@ff650000 { + compatible = "rockchip,gpio-bank"; + reg = <0xff650000 0x100>; + interrupts = ; + clocks = <&cru PCLK_GPIO4>, <&cru DBCLK_GPIO4>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; +}; + +#include "rv1126-pinctrl.dtsi" From patchwork Tue Nov 29 07:54:21 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058322 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 65CBBC4332F for ; Tue, 29 Nov 2022 07:58:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Yvyx9D4qB6hb7li++skzqxF7FYia9KYToEBrl7wvEhI=; b=sxkS6pRsJDb/F/ W3oH9h129Lt7F3ha7jlRRKgeKcKhVgUn9wMXnDRUHMmlaC1YdWsKB5J9lEDllwDy/MtgsPLf3txD7 55EFg9eI+f9V4zk3yh/dNuaYidKTlz/TzBnBx7lWnOs84g3/QZo2r3ecIM2uIy0C4Ahhb+iPfXf+1 0D/1Cj/nVJFwDaBRkPOG1r/9CPGJwp6s8RM9KVZ8WHaB12INRJZuIWpOIpGGivjgfRI/fsfcujLCn neGN7G6N1taGnJNjzhGFTN+a399K+0FUHiZFkZ6nq730xjBie0DRZ+5yplYwNUGAVfklCvMcxT/1U UMohcV3/poihOqtcaxow==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvUj-0078dn-Mb; Tue, 29 Nov 2022 07:57:33 +0000 Received: from mail-pf1-x429.google.com ([2607:f8b0:4864:20::429]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSV-0077WB-GP for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:55:17 +0000 Received: by mail-pf1-x429.google.com with SMTP id w79so12936057pfc.2 for ; Mon, 28 Nov 2022 23:55:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yi0hIKAz2bHj1gClqya73Veoh6oAoi4qrsywjGJhsy8=; b=8PdPJNedsN7Zhu0sdci8eKnpIQfZ+WU4JnDp+sGa26soZQS97oQqnjolTcegPR9e0M oqqy0QacZm+SCgFohLyE3tLo4KdhQRFfFNuo4CEVZE98XqXFpWbaPG8NaMgkAF+aEzwr hLdcvhEHNqQK1a5NWU9S4D5mBFNn5+iA24jeUT+QRWCGbjGhCDIrbWSFLOK1JAOeK1qf ymOFM78sFadj7Wrbdb3urnAhqkuC8QPZn0KbN6EviMqhHdgU84aN0d97Qez4IU4xtAik jhhsZ/ZC3N4rTvGpp3o07++vCQUvt3de80VZ1x4qdRcwWga/omDfh2itdGPttbTQrDrI 3Bnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yi0hIKAz2bHj1gClqya73Veoh6oAoi4qrsywjGJhsy8=; b=48joiVCo/zGzZdttAZKAlSYdvFHzcPp3K7SxE0suX3PsG7zT/8kBH6ESiO4Fc5Maa+ 6F9Jy5iJ4d3ipJfM5AUl2sgfL0s7f5UDmTPEQV1jQmj0PzmdwQIgb2yt4bwrv4drUfQc XkeVdeUyJ1Q449hdO85jxQuMvwfCSHuqVCpIqNYeckXvV3Q5dPVXsyvJbOPoMWJPVtHt M9bjv1NIjhIk+YQRoviV5CUx+Do5ufQvpOsK7M6KZ6ekWSvzsIRgbCS6u0hzHJYVrRaD c+WhxkDnx2BdiB/koM5XFTwPx+kCPC6fRPht0Bp31fSF3fMiEH0oSsw8iHsppoCqnim8 XaGQ== X-Gm-Message-State: ANoB5pl2xhoOOyop9OS42lrwsHDeIDPCsJ3h9yfMDfOxftg53KZCp4qA vQCJOL33G/kdE+4AcsvbhxBlT7Hl4p1iM7MaVv54QQ== X-Google-Smtp-Source: AA0mqf6qrbMy8Ze7AjvsmlamNTbl2zjFogRE/pqUD+XtUqybBzT7XNAEm64b6OAJgP03mVFyu1RjUA== X-Received: by 2002:a63:5511:0:b0:477:ce06:6c94 with SMTP id j17-20020a635511000000b00477ce066c94mr22415439pgb.138.1669708512526; Mon, 28 Nov 2022 23:55:12 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.55.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:55:12 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki , Rob Herring Subject: [PATCH v9 5/8] dt-bindings: vendor-prefixes: Add Edgeble AI Technologies Pvt. Ltd. Date: Tue, 29 Nov 2022 13:24:21 +0530 Message-Id: <20221129075424.189655-6-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235515_560462_60F8890A X-CRM114-Status: UNSURE ( 9.35 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Edgeble AI is an Artificial Intelligence company with a focus on deploying Neural Acceleration principles at the Edge. Add vendor prefix for it. Acked-by: Rob Herring Signed-off-by: Jagan Teki --- Changes for v9, v8, v7, v6: - none Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Documentation/devicetree/bindings/vendor-prefixes.yaml index c601f5438b02..dfc071548e91 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -370,6 +370,8 @@ patternProperties: description: EBV Elektronik "^eckelmann,.*": description: Eckelmann AG + "^edgeble,.*": + description: Edgeble AI Technologies Pvt. Ltd. "^edimax,.*": description: EDIMAX Technology Co., Ltd "^edt,.*": From patchwork Tue Nov 29 07:54:22 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058323 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C5862C4332F for ; Tue, 29 Nov 2022 07:59:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=LsqM362tJvi7JYd8tb0XMzdNpse+D0HqkK1e89hcsr4=; b=g3QikIxiWq2yhx MGUmLqBzWe2Liw3tj895pNyq+ZIQSOWrVBEf984tzahkPMN3wNQ6dVU29CriTwp4pWFotCOXp7yCA /AWDYUzFtUUsBlCg+itmDvdsjWUc/FrpHUa50DcmbamXE6euE7kQka7GmEhVpAyjPndBv85uc3Rs6 Kn1dd3UCT7CgWuPxG0DxllBQXAj0OHMkZ0/Ntm9HyBkTQKOBeod9hFBWa0Z4tcjN7wezc/O1R9Ssm ZGetThlmldSYeTi4VyNMUlrlfXTrU6vS7zvNT9kZAulW7nwHqwtZFKLnK8CMixziPcmhFQtHYTxN9 8wVnXId4uaZ5c4HNgCTQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvVS-00790B-NY; Tue, 29 Nov 2022 07:58:19 +0000 Received: from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSZ-0077Xv-US for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:55:21 +0000 Received: by mail-pl1-x62a.google.com with SMTP id d3so7649234plr.10 for ; Mon, 28 Nov 2022 23:55:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SS1ByF/ZIw8rKX+vE8A3zpU2gUaBENnfomeSItJeP/I=; b=sRDKAvolV1yWrStj9+Ehk13VI1h6QRLLrhuSQbnulwwcZdw4A/XrQQIElyQMtB3dvB nG8wpoxdJrYWAb8U+LStvQHvpcV5fT5+gZzfni9Qq/2DBVpzGF8VVVs5XB+yb82AwTrT paldaQznhqXHhtTBZORT+8ySOxyGh33SPJtnLchMHxULfrmehVqMGUQaYvOmHalezuzX Ls5bgHtkWQS1PXyckICqqIYxQ5kYgVACwfPvtXW1LRQYQBbwf0faZdUaOpid5EDbIDfQ eWoDunQoJFtyKqNh4UL7VCoXWYc06VXNpPouEnSpXndoA6R8e7cw3gbWfAyxphGFjUxl IP1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SS1ByF/ZIw8rKX+vE8A3zpU2gUaBENnfomeSItJeP/I=; b=HLOz3ZmK5UIeK9nHSeBjebVk+vrhVxj3T0XI4UDk2iC+yEYuIhDJLRtzcrjqDGQvgc +Ey4OQn8uGsnX7bE6jfK0g7WPEBTrVSnqz2QmLsYRGkeUe62wZpjurgRXJgh26udJr7v QyVyHUaLOdF2wJN54wgXz7kZSsQhGiWPRCbLGSr06DVSo8ZdtENC4ymNPTZdFPwF+Ikk lBXa4zZuUlZMJS0AkWKw0WW+Cd7Bhrl96QwwuSBKzdovK/hgJ2Ih0f5+G/MF8KiegIvn 4Yug1kNWT6DBChm29SHbRAcUCwhw4DZAgL5s2WkdMPITLL+Ux5XzAa34fKNF2fxGANDl x2uQ== X-Gm-Message-State: ANoB5pnkVCwRI1eu1qNSZXcUXH8bcv8G9LvwLw6CBEA8M5mfxvVHKdVr pfwDddfGX4jhbZ4K+2NC1UETmQ== X-Google-Smtp-Source: AA0mqf7Jx4zJRdYvDxcyL6CzoQNORQkuOGAGc+d1wDJtGACoeCrQjEIvSnEYhUX4x1ZDot8hrvyC4w== X-Received: by 2002:a17:902:6ac4:b0:186:bb44:946d with SMTP id i4-20020a1709026ac400b00186bb44946dmr36752312plt.11.1669708516993; Mon, 28 Nov 2022 23:55:16 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.55.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:55:16 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki , Rob Herring Subject: [PATCH v9 6/8] dt-bindings: arm: rockchip: Add Edgeble Neural Compute Module 2 Date: Tue, 29 Nov 2022 13:24:22 +0530 Message-Id: <20221129075424.189655-7-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235520_046522_4F65151D X-CRM114-Status: GOOD ( 10.37 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Neural Compute Module 2(Neu2) is a 96boards SoM-CB compute module based on Rockchip RV1126 from Edgeble AI. Edgeble Neural Compute Module 2(Neu2) IO board is an industrial form factor evaluation board from Edgeble AI. Neu2 needs to mount on top of this IO board in order to create complete Edgeble Neural Compute Module 2(Neu2) IO platform. Add dt-bindings for it. Acked-by: Rob Herring Signed-off-by: Jagan Teki Acked-by: Heiko Stuebner --- Changes for v9, v8: - none Changes for v7: - collect Rob Ack Changes for v6: Documentation/devicetree/bindings/arm/rockchip.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml index 244c42eaae8c..26fdd205a899 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -85,6 +85,12 @@ properties: - const: chipspark,rayeager-px2 - const: rockchip,rk3066a + - description: Edgeble Neural Compute Module 2(Neu2) SoM based boards + items: + - const: edgeble,neural-compute-module-2-io # Edgeble Neural Compute Module 2 IO Board + - const: edgeble,neural-compute-module-2 # Edgeble Neural Compute Module 2 SoM + - const: rockchip,rv1126 + - description: Elgin RV1108 R1 items: - const: elgin,rv1108-r1 From patchwork Tue Nov 29 07:54:23 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058324 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7DB4AC433FE for ; Tue, 29 Nov 2022 08:00:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=d/cTKgY7YtqVbG/4vE1IRwRcOzMd+FzALQkXrezpsm4=; b=FXJKt0eO2bDiHm n/y1geZV9snvKoyFPLdtvOUbSl4D7Nb22xOE57yee+zRA1yiLNU3KSZFz0iWxSzC/Hn8SteECwgzV 09h4iyBtsiotXJdHpopSshuX+JELYiLcCjHgcyd/LDY6OMoWpZmxlMhqhIH5vKGOLPJ7jvoW048Ka Jv46ssaGDyP44wxz9/4BTwetEyhUWLew2tzwFxJhETLLgtH+pA9Wv5FLmXm57nSGHRndf9Wh3bzKi 5I/79kc63RUiaIOJjaw9LckY5vsoPezTISjQ17fphjEhJMFICcyHCnVbnrh3j0iHZmydElCm3Ps8/ viFidyQDe7HrbRM/scuQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvW9-0079J7-B4; Tue, 29 Nov 2022 07:59:01 +0000 Received: from mail-pg1-x52d.google.com ([2607:f8b0:4864:20::52d]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSf-0077b3-Iq for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:55:27 +0000 Received: by mail-pg1-x52d.google.com with SMTP id h193so12262534pgc.10 for ; Mon, 28 Nov 2022 23:55:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kq87/4M4SVNEwbjYkctSxAGuQUZ1V4jpr0G/KHAWyuw=; b=pNlnYGqUlFPglM0MxHIype6iKrt6aQsuQjFsGE52K37/Zk79qHSnXf9O6t+ByVv3ae X2CocgeZsoUioKd0yP9aW9Yg7gXlI+3HCNtMP2yuMDqA0rNQgqw9KvBT/1uur9Tgr/Fw w9Ta+NdAR6sAEkWFNMKIwaJbqsYJnPS4PqXtiRf6MfZPJMo9dXl988NsvDzby6WzJ8/W MVm01JAZSXyWibDL/fBa+/a3dp1eVzOgFz9A6eOw7goNN68zMjS4thj7hb021R/C8m9G oauTK5uCTGlje5cVBkF0rN0mZ6FvmKbwQ0HozAOxlIi1rtrlROhaqwOLvl/sMg430tOK uM/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kq87/4M4SVNEwbjYkctSxAGuQUZ1V4jpr0G/KHAWyuw=; b=UdWZCyATZfDolVwg6lwVjbCgAeMs1hxQue6xKORyat9RcybAYb2Zs7JgD5BpzoesdA +ka1bw18AMRH4UVGnZaJ0ACfr0JMLwDSpWqQTMGysPyHF95CbvVCgaAPwSa9MaPN07sD mresReBFnIj+qkCeJvBJ6BRTprMe2XZjcJ5Z22Lfgb4rsxNZcBIDJLOId6g4QOujV/hN tCj8oR1bHfMsu4t8f/lGkfjfjMzsQLrBJttxZc35VznFR6+MzZofUFEk6MZzoIswRXmG ecoEcsnAeviG5RdMOkp58pM4Rh+7DKzgS5yI4yH90zJSPpzjDPiSXOAw7ZY777l8z9Z4 jkCw== X-Gm-Message-State: ANoB5pmzL/xEXdbtrBx2ApDT9W8WDntNQgws7F9+u/H+NRJ332nAeMNg NK2WK62cSU9wsQSMNeZ0aww8Aw== X-Google-Smtp-Source: AA0mqf417g/fPoAvD8SvmXFjkiHSWtZTq5ytZTHMZYrVVBXzBh3WRQKYGUpp7GgI96TdrfZdxjxC2Q== X-Received: by 2002:a63:5863:0:b0:478:1020:b1e2 with SMTP id i35-20020a635863000000b004781020b1e2mr9112824pgm.510.1669708523779; Mon, 28 Nov 2022 23:55:23 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.55.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:55:23 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki Subject: [PATCH v9 7/8] ARM: dts: rockchip: rv1126: Add Edgeble Neural Compute Module 2(Neu2) Date: Tue, 29 Nov 2022 13:24:23 +0530 Message-Id: <20221129075424.189655-8-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235525_639335_92E842FC X-CRM114-Status: GOOD ( 15.92 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Neural Compute Module 2(Neu2) is a 96boards SoM-CB compute module based on Rockchip RV1126 from Edgeble AI. General features: - Rockchip RV1126 - 2/4GB LPDDR4 - 8/16/32GB eMMC - 2x MIPI CSI2 FPC connector - Fn-link 8223A-SR WiFi/BT Industrial grade (-40 °C to +85 °C) version of the same class of module called Neu2k powered with Rockchip RV1126K. Neu2 needs to mount on top of Edgeble IO boards for creating complete platform solutions. Add support for it. Signed-off-by: Jagan Teki --- Changes for v9, v8: - none Changes for v7: - fix dtbs_check Changes for v6: - updated the SOM name arch/arm/boot/dts/rv1126-edgeble-neu2.dtsi | 338 +++++++++++++++++++++ 1 file changed, 338 insertions(+) create mode 100644 arch/arm/boot/dts/rv1126-edgeble-neu2.dtsi diff --git a/arch/arm/boot/dts/rv1126-edgeble-neu2.dtsi b/arch/arm/boot/dts/rv1126-edgeble-neu2.dtsi new file mode 100644 index 000000000000..7db3f8bb581d --- /dev/null +++ b/arch/arm/boot/dts/rv1126-edgeble-neu2.dtsi @@ -0,0 +1,338 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Rockchip Electronics Co., Ltd. + * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd. + */ + +/ { + compatible = "edgeble,neural-compute-module-2", "rockchip,rv1126"; + + aliases { + mmc0 = &emmc; + }; + + vcc5v0_sys: regulator-vcc5v0-sys { + compatible = "regulator-fixed"; + regulator-name = "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + vccio_flash: regulator-vccio-flash { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio0 RK_PB3 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&flash_vol_sel>; + regulator-name = "vccio_flash"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + vin-supply = <&vcc_3v3>; + }; + + sdio_pwrseq: pwrseq-sdio { + compatible = "mmc-pwrseq-simple"; + clocks = <&rk809 1>; + clock-names = "ext_clock"; + pinctrl-names = "default"; + pinctrl-0 = <&wifi_enable_h>; + reset-gpios = <&gpio1 RK_PD0 GPIO_ACTIVE_LOW>; + }; +}; + +&cpu0 { + cpu-supply = <&vdd_arm>; +}; + +&emmc { + bus-width = <8>; + non-removable; + pinctrl-names = "default"; + pinctrl-0 = <&emmc_bus8 &emmc_cmd &emmc_clk &emmc_rstnout>; + rockchip,default-sample-phase = <90>; + vmmc-supply = <&vcc_3v3>; + vqmmc-supply = <&vccio_flash>; + status = "okay"; +}; + +&i2c0 { + clock-frequency = <400000>; + status = "okay"; + + rk809: pmic@20 { + compatible = "rockchip,rk809"; + reg = <0x20>; + interrupt-parent = <&gpio0>; + interrupts = ; + #clock-cells = <1>; + clock-output-names = "rk808-clkout1", "rk808-clkout2"; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_int_l>; + rockchip,system-power-controller; + wakeup-source; + + vcc1-supply = <&vcc5v0_sys>; + vcc2-supply = <&vcc5v0_sys>; + vcc3-supply = <&vcc5v0_sys>; + vcc4-supply = <&vcc5v0_sys>; + vcc5-supply = <&vcc_buck5>; + vcc6-supply = <&vcc_buck5>; + vcc7-supply = <&vcc5v0_sys>; + vcc8-supply = <&vcc3v3_sys>; + vcc9-supply = <&vcc5v0_sys>; + + regulators { + vdd_npu_vepu: DCDC_REG1 { + regulator-name = "vdd_npu_vepu"; + regulator-always-on; + regulator-boot-on; + regulator-initial-mode = <0x2>; + regulator-min-microvolt = <650000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <6001>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_arm: DCDC_REG2 { + regulator-name = "vdd_arm"; + regulator-always-on; + regulator-boot-on; + regulator-initial-mode = <0x2>; + regulator-min-microvolt = <725000>; + regulator-max-microvolt = <1350000>; + regulator-ramp-delay = <6001>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-name = "vcc_ddr"; + regulator-always-on; + regulator-boot-on; + regulator-initial-mode = <0x2>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc3v3_sys: DCDC_REG4 { + regulator-name = "vcc3v3_sys"; + regulator-always-on; + regulator-boot-on; + regulator-initial-mode = <0x2>; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc_buck5: DCDC_REG5 { + regulator-name = "vcc_buck5"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <2200000>; + regulator-max-microvolt = <2200000>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <2200000>; + }; + }; + + vcc_0v8: LDO_REG1 { + regulator-name = "vcc_0v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc1v8_pmu: LDO_REG2 { + regulator-name = "vcc1v8_pmu"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd0v8_pmu: LDO_REG3 { + regulator-name = "vcc0v8_pmu"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <800000>; + }; + }; + + vcc_1v8: LDO_REG4 { + regulator-name = "vcc_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vcc_dovdd: LDO_REG5 { + regulator-name = "vcc_dovdd"; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_dvdd: LDO_REG6 { + regulator-name = "vcc_dvdd"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_avdd: LDO_REG7 { + regulator-name = "vcc_avdd"; + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd: LDO_REG8 { + regulator-name = "vccio_sd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc3v3_sd: LDO_REG9 { + regulator-name = "vcc3v3_sd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_5v0: SWITCH_REG1 { + regulator-name = "vcc_5v0"; + }; + + vcc_3v3: SWITCH_REG2 { + regulator-name = "vcc_3v3"; + regulator-always-on; + regulator-boot-on; + }; + }; + }; +}; + +&pinctrl { + bt { + bt_enable: bt-enable { + rockchip,pins = <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + flash { + flash_vol_sel: flash-vol-sel { + rockchip,pins = <0 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pmic { + pmic_int_l: pmic-int-l { + rockchip,pins = <0 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + wifi { + wifi_enable_h: wifi-enable-h { + rockchip,pins = <1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +&pmu_io_domains { + pmuio0-supply = <&vcc1v8_pmu>; + pmuio1-supply = <&vcc3v3_sys>; + vccio1-supply = <&vccio_flash>; + vccio2-supply = <&vccio_sd>; + vccio3-supply = <&vcc_1v8>; + vccio4-supply = <&vcc_dovdd>; + vccio5-supply = <&vcc_1v8>; + vccio6-supply = <&vcc_1v8>; + vccio7-supply = <&vcc_dovdd>; + status = "okay"; +}; + +&saradc { + vref-supply = <&vcc_1v8>; + status = "okay"; +}; + +&sdio { + bus-width = <4>; + cap-sd-highspeed; + cap-sdio-irq; + keep-power-in-suspend; + max-frequency = <100000000>; + mmc-pwrseq = <&sdio_pwrseq>; + non-removable; + pinctrl-names = "default"; + pinctrl-0 = <&sdmmc1_clk &sdmmc1_cmd &sdmmc1_bus4>; + rockchip,default-sample-phase = <90>; + sd-uhs-sdr104; + vmmc-supply = <&vcc3v3_sys>; + vqmmc-supply = <&vcc_1v8>; + status = "okay"; + #address-cells = <1>; + #size-cells = <0>; +}; + +&uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&uart0_xfer &uart0_ctsn &uart0_rtsn>; + status = "okay"; + + bluetooth { + compatible = "qcom,qca9377-bt"; + clocks = <&rk809 1>; + enable-gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_HIGH>; /* BT_RST */ + max-speed = <2000000>; + pinctrl-names = "default"; + pinctrl-0 = <&bt_enable>; + vddxo-supply = <&vcc3v3_sys>; + vddio-supply = <&vcc_1v8>; + }; +}; From patchwork Tue Nov 29 07:54:24 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 13058325 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AFCAFC4332F for ; Tue, 29 Nov 2022 08:01:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=NisDtv3S3Ka2RmJucwd+xhDqb59moJmA8Dg4hTmyW98=; b=ods/WRW3FeCTQG 7C1CkmXZDl50IOfqOzY0G9OSyfRSC0azDeIISEsyWq46GvQJS/ceKZ/NEfTkcFtC/bZ+TTGUqcwSS JosC52eX+avyI2cFs82Bqios4G1p2vvcBVeqOn1n7dm69mu37GWTcDGh/3Ogyr6QmA6w8FDlud0IZ lF0IbS/NZF8DWG7VfDmh1lg+g417wa4AEKclUjmJy801o36VdUNu2bQ4umz0YIsVz2u7IS9YDoBjm A3ngrQvj0UnJ/gVjoVp5hZmchBJ2l9VGUneoMlFGHN2pjqkCS7LADvoGn3RX+Yrp+iSbYULrIfW4t YnRxx23Ol3/AynUv31HA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvX3-0079hi-Aq; Tue, 29 Nov 2022 07:59:58 +0000 Received: from mail-pj1-x102b.google.com ([2607:f8b0:4864:20::102b]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ozvSm-0077co-Vs for linux-arm-kernel@lists.infradead.org; Tue, 29 Nov 2022 07:55:34 +0000 Received: by mail-pj1-x102b.google.com with SMTP id w4-20020a17090ac98400b002186f5d7a4cso16564970pjt.0 for ; Mon, 28 Nov 2022 23:55:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=edgeble-ai.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vVaOWtQJYEfFjgCfIO0nKUUiRBiv1wPc261PVtkO8Q4=; b=eGPiDNrRYLRj3arUf4TQluOQSSX86JCVn2ysyw868tmPwWST3cQoWu1PM/21IHNTFO kYAkeiJoDcKpRT8BsPXJfbDyGoZKjtgtlbV96F7mT1Fne/t1geuNT7ZSsRvoOPLEShCB SwoG+qc+512r4bhnH69bIzeSKCPBhdi5trnO2+czTu0QIR7YfExw/PgPgpqbE1fe6pt3 8UX2+1pJu0CoSBh6rCfy0e1iRWJZwpNJ/t4IK/tOT/WDQQ1JccMa8f3mBhXVRjliQfYm q3n+FyyBUl/NsN61fmYf6mjljp/8utBL+2cDrwq3AG1wC8ef9vEvfd69BPtBQNpjgB14 7WJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vVaOWtQJYEfFjgCfIO0nKUUiRBiv1wPc261PVtkO8Q4=; b=s3cr6S9lbQ0XePQijfEod2iVH6MDNrtoPzyVcoAKJ7nFUwKN/FJD09FRpDu1zZkLNt fAuQMxfImrdeFSn+pAsCWTEaGxdk8XIL2LrlZBeo8WnRv0i/Bdf2xkJOnKNy4jkVJ7SJ pAnR5bnFDid3c4dxw69EGkndRbz26iJx2IBVSCG8v34SP02jAk4tiKSsFUkXKrAH+Wk8 T4pnD763CjMrZnuEpR4MXzzjPqWaVDrTTxuYGTeto3uhuxUDm/2CJLEKq9oZBr5ybLpf YewaBJep6mKrUJxCTmoXXj568s4cwb9JUtykNVuu0o32Xl7MIPgYk4o+0EVeXIpq8lcX UHdA== X-Gm-Message-State: ANoB5pmpQoOhFmqewRDh8f+5bpelsiiHh9n0UX7JnegJCLKfrp0TIy8F 1ZLBDwaIN39zW0GWUQKORYrLaQ== X-Google-Smtp-Source: AA0mqf4HBSDUkTFn2Wa8RMOIpHEhkGQlAtDGGU4QZ6ZD7B2SYpCouter2bx2iUvHVadJ8YixjKLRVA== X-Received: by 2002:a17:902:a706:b0:189:9031:6758 with SMTP id w6-20020a170902a70600b0018990316758mr7254845plq.138.1669708528435; Mon, 28 Nov 2022 23:55:28 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a809:5c9c:86cb:4472:916b]) by smtp.gmail.com with ESMTPSA id 13-20020a170902c24d00b0017f72a430adsm10106342plg.71.2022.11.28.23.55.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Nov 2022 23:55:28 -0800 (PST) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: Daniel Lezcano , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, Johan Jonker , Jagan Teki Subject: [PATCH v9 8/8] ARM: dts: rockchip: rv1126: Add Edgeble Neural Compute Module 2(Neu2) IO Date: Tue, 29 Nov 2022 13:24:24 +0530 Message-Id: <20221129075424.189655-9-jagan@edgeble.ai> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221129075424.189655-1-jagan@edgeble.ai> References: <20221129075424.189655-1-jagan@edgeble.ai> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221128_235533_043198_BAE1481E X-CRM114-Status: GOOD ( 16.49 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Neural Compute Module 2(Neu2) IO board is an industrial form factor evaluation board from Edgeble AI. General features: - microSD slot - MIPI DSI connector - 2x USB Host - 1x USB OTG - Ethernet - mini PCIe - Onboard PoE - RS485, RS232, CAN - Micro Phone array - Speaker - RTC battery slot - 40-pin expansion Neu2 needs to mount on top of this IO board in order to create complete Edgeble Neural Compute Module 2(Neu2) IO platform. Add support for it. Signed-off-by: Jagan Teki --- Changes for v9: - add serial2 aliases Changes for v8, v7: - none Changes for v6: - update the carrier name. arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/rv1126-edgeble-neu2-io.dts | 42 ++++++++++++++++++++ 2 files changed, 43 insertions(+) create mode 100644 arch/arm/boot/dts/rv1126-edgeble-neu2-io.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index e48cfbc4e8e4..40cc34bd4945 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -1122,6 +1122,7 @@ dtb-$(CONFIG_ARCH_RENESAS) += \ dtb-$(CONFIG_ARCH_ROCKCHIP) += \ rv1108-elgin-r1.dtb \ rv1108-evb.dtb \ + rv1126-edgeble-neu2-io.dtb \ rk3036-evb.dtb \ rk3036-kylin.dtb \ rk3066a-bqcurie2.dtb \ diff --git a/arch/arm/boot/dts/rv1126-edgeble-neu2-io.dts b/arch/arm/boot/dts/rv1126-edgeble-neu2-io.dts new file mode 100644 index 000000000000..dded0a12f0cd --- /dev/null +++ b/arch/arm/boot/dts/rv1126-edgeble-neu2-io.dts @@ -0,0 +1,42 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Rockchip Electronics Co., Ltd. + * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd. + */ + +/dts-v1/; +#include "rv1126.dtsi" +#include "rv1126-edgeble-neu2.dtsi" + +/ { + model = "Edgeble Neu2 IO Board"; + compatible = "edgeble,neural-compute-module-2-io", + "edgeble,neural-compute-module-2", "rockchip,rv1126"; + + aliases { + serial2 = &uart2; + }; + + chosen { + stdout-path = "serial2:1500000n8"; + }; +}; + +&sdmmc { + bus-width = <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <200>; + pinctrl-names = "default"; + pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_bus4 &sdmmc0_det>; + rockchip,default-sample-phase = <90>; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr104; + vqmmc-supply = <&vccio_sd>; + status = "okay"; +}; + +&uart2 { + status = "okay"; +};