From patchwork Fri Mar 17 08:53:44 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: David Yang X-Patchwork-Id: 13178763 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 25E66C6FD1D for ; Fri, 17 Mar 2023 08:55:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=3AIjFZssjzic9HGpc4hTXQVfCqhq7cxguRpG6xTWgq8=; b=vEJSKOhKM44Yjg pPmkSIiVxaQ0lJEhPBaZS/rv24iQDCNweAR0jni3YxB020siZn9y0psCmt8pWjgIUZjRTBvmE7Ccn J/0T5sGWlDkalCbT9zyJaOef7cJPrz+8gI5mFh823C0ubjaKzqYWyfsuGXg8a6LwlAJVE6tt10fOe vyC8X2elYbpV0amZSUgGErGwRp2GbUYjHWq7mK7nKG+nt4AxG6CemwGJb0IwjJHpIvM9PhmQ5muuW rTy2CSUlrUQNSS44ZPzoippuHeQJCVFfFMrCj2dKT9xVo09vKogaMXNZgONfZgSsTqekyyEZ3ASRK uw+vr6ldNK2xFq/aTscQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1pd5qu-001ZcN-1K; Fri, 17 Mar 2023 08:54:20 +0000 Received: from mail-pj1-x102b.google.com ([2607:f8b0:4864:20::102b]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1pd5qq-001ZbD-1k for linux-arm-kernel@lists.infradead.org; Fri, 17 Mar 2023 08:54:17 +0000 Received: by mail-pj1-x102b.google.com with SMTP id h12-20020a17090aea8c00b0023d1311fab3so4509786pjz.1 for ; Fri, 17 Mar 2023 01:54:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1679043254; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QOLGWcJbI33pKMiOKcsUUwQ3x27zjj86CViw4xcRW1I=; b=AY5X+pY0r49N1+Yqjy40dRA/4DcZQwQ9zZhaZKoPz5nHc+f37CXzCPfvsszYbrdzZc Kq3c617MzE84KZ36XW0iCJ1tzrHBNZnp4srUT1KN2V16XyQ+bw2J6v1DhLcKR/+4wBoF HHKDddAVDHYcOYhc6omcY+0Voew7lhp42uRTdnEfpeY+kbRmzwoRylNcmjMfAzKsX4bu uTnjIjxZiyv+H90XGCbSmN29eJr9b/XSzVJFmRJr+j1DLsfd4zLEfd5MSPhUwG+mBn7u AURs1iXfGHvyQW7X56lGVNvToSO+QcZ+K4fuqjOotJxXXqM0/hHbf5I/N4vLHEtNQS8Z yjqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679043254; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QOLGWcJbI33pKMiOKcsUUwQ3x27zjj86CViw4xcRW1I=; b=HN6HwRveONeLd9dVJkSHghku6kHRL5RXIQqr9Ymyh3Sf3LJ8MbUPSOwSxdR4/TyXBD ky1HkTLrH9Y22UFs/YpHxeMA5eV+KBx9BD35MauHS6Ms8UdW8tCekTHXDKgC4eoYfsQj CwS+cx+4HbaIyK3oou7sQQ8UMC+c1/vWgxWtN1WyVIUjeJEscRfiq3HRnHd6dIZr/P/6 EZwxF13fGLmfuEH9vJSpsj4tcxHLvqmBBR/+p6HTIWkHgUeoxjIH0L/qT4PjBGpzLJm2 1clC+iurXgVF7bbCqwWbgjuJRs0EZ7tUvnmqgFMGyHHkeVrQ6k2W+itqkHAQuDa+6Az8 jFPw== X-Gm-Message-State: AO0yUKWPghYnQbP25htYy5nwF/b6elsjHs0CTMffvVB14DM2DHfhge1Y ojvptFc7oOqVr0EKa7iM2Ps= X-Google-Smtp-Source: AK7set9BBRQyv/R21Y65BrGAavRWs9ugscwwJTs0DSwsY5hYxvlrxH/v5kNkz1HR0a96Lm65ad9zFQ== X-Received: by 2002:a17:903:187:b0:19c:eda7:e0fd with SMTP id z7-20020a170903018700b0019ceda7e0fdmr7385531plg.59.1679043254381; Fri, 17 Mar 2023 01:54:14 -0700 (PDT) Received: from d.home.yangfl.dn42 ([104.28.245.204]) by smtp.gmail.com with ESMTPSA id jh17-20020a170903329100b0019a96a6543esm1030775plb.184.2023.03.17.01.54.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Mar 2023 01:54:13 -0700 (PDT) From: David Yang To: Cc: David Yang , Wei Xu , Russell King , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/4] ARM: hisi: Add S40 IO map Date: Fri, 17 Mar 2023 16:53:44 +0800 Message-Id: <20230317085347.10147-2-mmyangfl@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230317085347.10147-1-mmyangfl@gmail.com> References: <20230317085347.10147-1-mmyangfl@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230317_015416_601919_389BA4E9 X-CRM114-Status: GOOD ( 12.15 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hisilion S40 platform supports ARM Cortex-A9 processors. Signed-off-by: David Yang --- arch/arm/mach-hisi/hisilicon.c | 35 +++++++++++++++++++++++++++++++++- 1 file changed, 34 insertions(+), 1 deletion(-) diff --git a/arch/arm/mach-hisi/hisilicon.c b/arch/arm/mach-hisi/hisilicon.c index b8d14b369..2128e6dd5 100644 --- a/arch/arm/mach-hisi/hisilicon.c +++ b/arch/arm/mach-hisi/hisilicon.c @@ -46,7 +46,40 @@ static const char *const hi3xxx_compat[] __initconst = { NULL, }; -DT_MACHINE_START(HI3620, "Hisilicon Hi3620 (Flattened Device Tree)") +DT_MACHINE_START(HI3620, "HiSilicon Hi3620 (Flattened Device Tree)") .map_io = hi3620_map_io, .dt_compat = hi3xxx_compat, MACHINE_END + +#define S40_IOCH1_PHYS_BASE 0xf8000000 +#define S40_IOCH1_VIRT_BASE 0xf9000000 +#define S40_IOCH1_SIZE 0x02000000 + +static struct map_desc s40_io_desc[] __initdata = { + { + .pfn = __phys_to_pfn(S40_IOCH1_PHYS_BASE), + .virtual = S40_IOCH1_VIRT_BASE, + .length = S40_IOCH1_SIZE, + .type = MT_DEVICE, + }, +}; + +static void __init s40_map_io(void) +{ + debug_ll_io_init(); + iotable_init(s40_io_desc, ARRAY_SIZE(s40_io_desc)); +} + +static const char *const s40_compat[] __initconst = { + "hisilicon,hi3796cv200", + "hisilicon,hi3796mv200", + "hisilicon,hi3798cv200", + "hisilicon,hi3798mv200", + "hisilicon,hi3798mv300", + NULL, +}; + +DT_MACHINE_START(S40, "HiSilicon S40 (Flattened Device Tree)") + .map_io = s40_map_io, + .dt_compat = s40_compat, +MACHINE_END From patchwork Fri Mar 17 08:53:45 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: David Yang X-Patchwork-Id: 13178765 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id F2FEBC7618A for ; Fri, 17 Mar 2023 08:55:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=HyTkjg6IdL2bPrRm9uuTbxlDAS/SL891gvm3b/iq2AY=; b=rY9j2k6PM/TWFo Wws6tfeVA4uvVMUOybS/sRJP2355VY/KZe/MZubRdXUF0Xwrs/Umz/UN19mb03/FSaTL25L5ESIfu 57vlzlQ4uz4opEOSywTu1lRnZfem4sefb4nKFPu0Zle3o67SqKrUPcDGDEk57txdwTPsAW+rRB4Y3 w/oCqApl4191HAZITM0a1KhbHhd4RVFOvH6AN1Fu9VfNW9365gOaJy3UZIG2D+V09UI3K5qHrnKpk kMLTs6AyWEKJ1XNQ+yHj+DYdkYeytXHlYuHw/6E7pX/euhJsAJciEwSZ2avugOF3PGBJVwIKMsoaE pzX7OB7ywGsvAFjOqwBw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1pd5r0-001ZeM-1x; Fri, 17 Mar 2023 08:54:26 +0000 Received: from mail-pj1-x1034.google.com ([2607:f8b0:4864:20::1034]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1pd5qx-001Zcv-39 for linux-arm-kernel@lists.infradead.org; Fri, 17 Mar 2023 08:54:25 +0000 Received: by mail-pj1-x1034.google.com with SMTP id fy10-20020a17090b020a00b0023b4bcf0727so4529367pjb.0 for ; Fri, 17 Mar 2023 01:54:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1679043261; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NAnpP91EEdF2z/jZBxaUpB4jiBizu8KLOHQYo1Pjrr8=; b=Mv6WklCG+Z9x32igzYqf8sCx7tqzbE8IQBJX1pk4OY+uIbWIuWqhwmwSFHy72vLxfZ Inyz/r6KieKg6DNROW+uGm1v0+/j7S1KX5W5xDSuwD/qIFDbF64WiqCQ6b0Xcxs+g4BH YtvJvsilA5EQlctvxlWa+09VeAa1EWNAP34ImxKrXXyWf04vD7ANtofQFNOt3zXlwl7h KWiUFqu7mhVt4Iy8JPZVwyNF2zkXwF+shu4LzYvctGjMssjO9SJ8pUHmJIRuVC1UW0Qy r+4OqraQ8IiJw7jWXd1vLjZ0+5L3ataGz4qQgolMkTQBUwbHmWiEo2AO1uPNbS+zq9WF Kcbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679043261; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NAnpP91EEdF2z/jZBxaUpB4jiBizu8KLOHQYo1Pjrr8=; b=t3W20tmGFmqQ9kOgxjYCjiFu+iBu1J0bYhu5EH2PvhuD6dl+k6HH9IcBm8XvzR997F 2bW1kKlZembtstzchwdmvBBlcG8Q7G6Vok0b0T2pC5nF9YqGQxUCvwFFefmq+Gd3eEA5 g+QiLp5D6a8+88Ap4p7vgfaAxpifdPGLB/Y1zckpF0bGd5z58Wde5Yjl3AO7zVyQn4PJ wz5clCN4WPeGtW3bIinWYPj2/SWyLDuu/G58iYyNfGXlwh0QpDlJRPYEaHreleyFiZm9 tFvrpRSJqCPKH/6uPipDuKwsHkwR48wbMYSBzDbRSdk/6aTiNrYcIlSepdpalZpVp74F NKTg== X-Gm-Message-State: AO0yUKW7TwHCmoXtuWrpoakaXDXsAjtoxXEaw2w3yz9WkOkuk/l3d8Xh 2AigCCZjetNUmAffm5oX/hU= X-Google-Smtp-Source: AK7set+EaSWGJb3gVkFlnF4T05lKVmaKaQXFNKlGNKTHBWlLDjR6bJAmr6pYBB17lB4rU5GZ77Rcug== X-Received: by 2002:a17:902:f98c:b0:19e:524f:272f with SMTP id ky12-20020a170902f98c00b0019e524f272fmr5964931plb.42.1679043261350; Fri, 17 Mar 2023 01:54:21 -0700 (PDT) Received: from d.home.yangfl.dn42 ([104.28.245.204]) by smtp.gmail.com with ESMTPSA id jh17-20020a170903329100b0019a96a6543esm1030775plb.184.2023.03.17.01.54.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Mar 2023 01:54:20 -0700 (PDT) From: David Yang To: Cc: David Yang , Wei Xu , Russell King , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/4] ARM: hisi: Add S5 IO map Date: Fri, 17 Mar 2023 16:53:45 +0800 Message-Id: <20230317085347.10147-3-mmyangfl@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230317085347.10147-1-mmyangfl@gmail.com> References: <20230317085347.10147-1-mmyangfl@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230317_015424_013845_BAA475D1 X-CRM114-Status: GOOD ( 10.60 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hisilion S5 platform supports ARM Cortex-A7 processors. Signed-off-by: David Yang --- arch/arm/mach-hisi/hisilicon.c | 37 ++++++++++++++++++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm/mach-hisi/hisilicon.c b/arch/arm/mach-hisi/hisilicon.c index 2128e6dd5..fecc0b7be 100644 --- a/arch/arm/mach-hisi/hisilicon.c +++ b/arch/arm/mach-hisi/hisilicon.c @@ -83,3 +83,40 @@ DT_MACHINE_START(S40, "HiSilicon S40 (Flattened Device Tree)") .map_io = s40_map_io, .dt_compat = s40_compat, MACHINE_END + +#define S5_IOCH2_PHYS_BASE 0xff000000 +#define S5_IOCH2_VIRT_BASE 0xfb000000 +#define S5_IOCH2_SIZE 0x00430000 + +static struct map_desc s5_io_desc[] __initdata = { + { + .pfn = __phys_to_pfn(S40_IOCH1_PHYS_BASE), + .virtual = S40_IOCH1_VIRT_BASE, + .length = S40_IOCH1_SIZE, + .type = MT_DEVICE, + }, + { + .pfn = __phys_to_pfn(S5_IOCH2_PHYS_BASE), + .virtual = S5_IOCH2_VIRT_BASE, + .length = S5_IOCH2_SIZE, + .type = MT_DEVICE, + }, +}; + +static void __init s5_map_io(void) +{ + debug_ll_io_init(); + iotable_init(s5_io_desc, ARRAY_SIZE(s5_io_desc)); +} + +static const char *const s5_compat[] __initconst = { + "hisilicon,hi3716cv200", + "hisilicon,hi3716mv410", + "hisilicon,hi3798mv100", + NULL, +}; + +DT_MACHINE_START(S5, "HiSilicon S5 (Flattened Device Tree)") + .map_io = s5_map_io, + .dt_compat = s5_compat, +MACHINE_END From patchwork Fri Mar 17 08:53:46 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: David Yang X-Patchwork-Id: 13178766 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 85821C6FD1D for ; Fri, 17 Mar 2023 08:55:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=uz6EsEkSRnHjOViBTrVKd3aYTb0vbll+hG2xpFZsJhU=; b=LQRl5RLtbB1Qlh +oRLa9Wwpg46Y0aDMFGNfP98BJ/ESNDJ6ZBFDuqrbT/zy9IxP+ee10H2WXHreQy2I78QK3PvpbfDh sruXxtJ0ut6DSM5kaH1h7QE9MNKGcDnCqyQ7jKxRy9oNC/KniQEaV7KTUBZx+YCz641nI7kEOg8jh Mhg2aLEQwpJA/8AEG3PgUhvl/H9dvqKsouSr6Hm9dPB4z//YXUy49v/L2zKuHJgAf0KAFZvVse80a MYuchITmroT/N7ORcXBmoO4JXSYB6Xn5vYiQP7Xq3ASqVpRVA2xn2f1g4RdvE+xnRJjjeQLiRgdZV rLTYfqG83ey/J6w/3mXg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1pd5r7-001Zgw-2w; Fri, 17 Mar 2023 08:54:33 +0000 Received: from mail-pj1-x102b.google.com ([2607:f8b0:4864:20::102b]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1pd5r4-001ZbD-19 for linux-arm-kernel@lists.infradead.org; Fri, 17 Mar 2023 08:54:32 +0000 Received: by mail-pj1-x102b.google.com with SMTP id h12-20020a17090aea8c00b0023d1311fab3so4510337pjz.1 for ; Fri, 17 Mar 2023 01:54:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1679043270; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vWZWdC10+j0w099PHVi30w/+gmrDL8QwmxhzaXCQoR0=; b=G0eSCKG6h4Ta0yWiVyQxGKd4gahKP9atCBvxdpnTFEa6q7gHHYehISu+4FXrip7HXp TxcUYafO7oCk+WpjFS0cqRF/onquX1GPA+/9iccEiyu4cqrxoYqSByyU6+sUbo28GR/x nL/M/T7t/qtADwdZgxDU5/0ExpYa3a/UCO6tcEmSzq6hq0u9Vp9ow4PIMkfBCrUz5sxq CE6l6TgqNY/iRklHD/7x/oIl0JnhRzv8Xmh10c5PiRnRypBJkrI25CSKR3U82ja2/lkP v0LzU6jlUTCYjv5rlG7jpm4AO5m/ufGNWUR0U5K+GNGkmCzzWaUwEUcw7N1i1Xte0w+3 Ta0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679043270; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vWZWdC10+j0w099PHVi30w/+gmrDL8QwmxhzaXCQoR0=; b=uapjvs0Jrk10ItrxlBHeylbJ3CqaSKlVdsa0pYF6whLNgM7nxZD7qLrRXtgnxEjx3d +RgDSHMCqpW8HguX72HW92bfejphcSa/jrLaKDFf3nq3QxDB3xPMzYmnkEBVS6sAd2K1 TIga+NiVB4RcM15yj/anj5WAfOWtVpU9V91MulVAR04YdgAn+fXSpss297FWrw/7Hep7 s++Eids+9jtoI4WEaA7bjjS8wPCHfQcGEH3c76fyw73qFlbsq3lThg5CLVkoz2tkgWIP FN3XzDoTygKVUlhgvhMYfMDfDBjX7BV20z0Qe9FmfCzRxGvvbWAes3q7tB8ZSdSF2Me+ Xjzg== X-Gm-Message-State: AO0yUKXKWgQeRZWGggLyvT1qs1S/dr49GvXoA2wTwDdPzoS4/UMzrUVa SQT/BjkA5/IbVuH8ak9UVt8= X-Google-Smtp-Source: AK7set/j5yldPNFCUzqcrOnlaHuuGsNgEn9kpyXtss8fB5ek9hQR2x95/1/uGTFj1t/F1DL3f5KMeA== X-Received: by 2002:a17:903:18d:b0:19e:7f6f:8c32 with SMTP id z13-20020a170903018d00b0019e7f6f8c32mr8132652plg.48.1679043269923; Fri, 17 Mar 2023 01:54:29 -0700 (PDT) Received: from d.home.yangfl.dn42 ([104.28.245.204]) by smtp.gmail.com with ESMTPSA id jh17-20020a170903329100b0019a96a6543esm1030775plb.184.2023.03.17.01.54.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Mar 2023 01:54:29 -0700 (PDT) From: David Yang To: Cc: David Yang , Wei Xu , Russell King , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 3/4] ARM: hisi: Support Hi3798 SoC Date: Fri, 17 Mar 2023 16:53:46 +0800 Message-Id: <20230317085347.10147-4-mmyangfl@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230317085347.10147-1-mmyangfl@gmail.com> References: <20230317085347.10147-1-mmyangfl@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230317_015430_400121_9FC0200C X-CRM114-Status: GOOD ( 33.25 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi3798 are SoC series for IPTV STB, with Cortex A9 or A7 cores. Signed-off-by: David Yang --- arch/arm/mach-hisi/Makefile | 2 +- arch/arm/mach-hisi/core.h | 7 ++ arch/arm/mach-hisi/headsmp.S | 36 ++++++++++ arch/arm/mach-hisi/hotplug.c | 128 +++++++++++++++++++++++++++++++++-- arch/arm/mach-hisi/platsmp.c | 122 +++++++++++++++++++++++++++++++++ 5 files changed, 289 insertions(+), 6 deletions(-) create mode 100644 arch/arm/mach-hisi/headsmp.S diff --git a/arch/arm/mach-hisi/Makefile b/arch/arm/mach-hisi/Makefile index 39476355e..71e2f67cd 100644 --- a/arch/arm/mach-hisi/Makefile +++ b/arch/arm/mach-hisi/Makefile @@ -7,4 +7,4 @@ CFLAGS_platmcpm.o := -march=armv7-a obj-y += hisilicon.o obj-$(CONFIG_MCPM) += platmcpm.o -obj-$(CONFIG_SMP) += platsmp.o hotplug.o +obj-$(CONFIG_SMP) += headsmp.o platsmp.o hotplug.o diff --git a/arch/arm/mach-hisi/core.h b/arch/arm/mach-hisi/core.h index 61245274f..ebfc472e4 100644 --- a/arch/arm/mach-hisi/core.h +++ b/arch/arm/mach-hisi/core.h @@ -4,6 +4,9 @@ #include +extern volatile int hisi_pen_release; +extern void hisi_secondary_startup(void); + extern void hi3xxx_set_cpu_jump(int cpu, void *jump_addr); extern int hi3xxx_get_cpu_jump(int cpu); extern void secondary_startup(void); @@ -16,4 +19,8 @@ extern void hix5hd2_set_cpu(int cpu, bool enable); extern void hix5hd2_cpu_die(unsigned int cpu); extern void hip01_set_cpu(int cpu, bool enable); + +extern void hi3798_set_cpu(int cpu, bool enable); +extern void hi3798_cpu_die(unsigned int cpu); +extern int hi3798_cpu_kill(unsigned int cpu); #endif diff --git a/arch/arm/mach-hisi/headsmp.S b/arch/arm/mach-hisi/headsmp.S new file mode 100644 index 000000000..67cfb584a --- /dev/null +++ b/arch/arm/mach-hisi/headsmp.S @@ -0,0 +1,36 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2003 ARM Limited + * All Rights Reserved + */ +#include +#include +#include + +/* + * Hisilicon specific entry point for secondary CPUs. This provides + * a "holding pen" into which all secondary cores are held until we're + * ready for them to initialise. + */ +ENTRY(hisi_secondary_startup) + ARM_BE8(setend be) + mrc p15, 0, r0, c0, c0, 5 + and r0, r0, #15 + adr r4, 1f + ldmia r4, {r5, r6} + sub r4, r4, r5 + add r6, r6, r4 +pen: ldr r7, [r6] + cmp r7, r0 + bne pen + + /* + * we've been released from the holding pen: secondary_stack + * should now contain the SVC stack for this core + */ + b secondary_startup + + .align +1: .long . + .long hisi_pen_release +ENDPROC(hisi_secondary_startup) diff --git a/arch/arm/mach-hisi/hotplug.c b/arch/arm/mach-hisi/hotplug.c index c51794141..da87ed5d2 100644 --- a/arch/arm/mach-hisi/hotplug.c +++ b/arch/arm/mach-hisi/hotplug.c @@ -55,7 +55,7 @@ #define CPU0_SRST_REQ_EN (1 << 0) #define HIX5HD2_PERI_CRG20 0x50 -#define CRG20_CPU1_RESET (1 << 17) +#define CRG20_ARM_SRST(i) (1 << ((i) + 16)) #define HIX5HD2_PERI_PMC0 0x1000 #define PMC0_CPU1_WAIT_MTCOMS_ACK (1 << 8) @@ -65,6 +65,12 @@ #define HIP01_PERI9 0x50 #define PERI9_CPU1_RESET (1 << 1) +#define HI3798_PERI_CRG18 0x48 +#define CRG18_CPU_SW_BEGIN (1 << 10) +#define HI3798_PERI_CRG20 0x50 +#define CRG20_ARM_POR_SRST(i) (1 << ((i) + 12)) +#define CRG20_CLUSTER_DBG_SRST(i) (1 << ((i) + 20)) + enum { HI3620_CTRL, ERROR_CTRL, @@ -204,7 +210,7 @@ void hix5hd2_set_cpu(int cpu, bool enable) writel_relaxed(val, ctrl_base + HIX5HD2_PERI_PMC0); /* unreset */ val = readl_relaxed(ctrl_base + HIX5HD2_PERI_CRG20); - val &= ~CRG20_CPU1_RESET; + val &= ~CRG20_ARM_SRST(cpu); writel_relaxed(val, ctrl_base + HIX5HD2_PERI_CRG20); } else { /* power down cpu1 */ @@ -212,10 +218,9 @@ void hix5hd2_set_cpu(int cpu, bool enable) val |= PMC0_CPU1_PMC_ENABLE | PMC0_CPU1_POWERDOWN; val &= ~PMC0_CPU1_WAIT_MTCOMS_ACK; writel_relaxed(val, ctrl_base + HIX5HD2_PERI_PMC0); - /* reset */ val = readl_relaxed(ctrl_base + HIX5HD2_PERI_CRG20); - val |= CRG20_CPU1_RESET; + val |= CRG20_ARM_SRST(cpu); writel_relaxed(val, ctrl_base + HIX5HD2_PERI_CRG20); } } @@ -248,6 +253,55 @@ void hip01_set_cpu(int cpu, bool enable) } } +void hi3798_set_cpu(int cpu, bool enable) +{ + u32 val; + u32 val_crg18; + + if (!ctrl_base) + if (!hix5hd2_hotplug_init()) + BUG(); + + if (enable) { + val_crg18 = readl_relaxed(ctrl_base + HI3798_PERI_CRG18); + /* select 400MHz */ + val = 0x306; + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG18); + val |= CRG18_CPU_SW_BEGIN; + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG18); + /* unreset arm_por_srst_req */ + val = readl_relaxed(ctrl_base + HI3798_PERI_CRG20); + val &= ~CRG20_ARM_POR_SRST(cpu); + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG20); + /* unreset cluster_dbg_srst_req */ + val = readl_relaxed(ctrl_base + HI3798_PERI_CRG20); + val &= ~CRG20_CLUSTER_DBG_SRST(cpu); + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG20); + /* unreset */ + val = readl_relaxed(ctrl_base + HI3798_PERI_CRG20); + val &= ~CRG20_ARM_SRST(cpu); + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG20); + /* restore freq */ + val = val_crg18 & ~CRG18_CPU_SW_BEGIN; + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG18); + writel_relaxed(val_crg18, ctrl_base + HI3798_PERI_CRG18); + } else { + /* reset */ + val = readl_relaxed(ctrl_base + HI3798_PERI_CRG20); + val |= CRG20_ARM_SRST(cpu); + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG20); + /* reset cluster_dbg_srst_req */ + val = readl_relaxed(ctrl_base + HI3798_PERI_CRG20); + val |= CRG20_CLUSTER_DBG_SRST(cpu); + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG20); + /* reset arm_por_srst_req */ + val = readl_relaxed(ctrl_base + HI3798_PERI_CRG20); + val |= CRG20_ARM_POR_SRST(cpu); + writel_relaxed(val, ctrl_base + HI3798_PERI_CRG20); + } +} + +#ifdef CONFIG_HOTPLUG_CPU static inline void cpu_enter_lowpower(void) { unsigned int v; @@ -269,7 +323,45 @@ static inline void cpu_enter_lowpower(void) : "cc"); } -#ifdef CONFIG_HOTPLUG_CPU +static inline void cpu_leave_lowpower(void) +{ + unsigned int v; + + asm volatile( + " mrc p15, 0, %0, c1, c0, 0\n" + " orr %0, %0, #0x04\n" + " mcr p15, 0, %0, c1, c0, 0\n" + " mrc p15, 0, %0, c1, c0, 1\n" + " orr %0, %0, #0x20\n" + " mcr p15, 0, %0, c1, c0, 1\n" + : "=&r" (v) + : + : "cc"); +} + +static inline void hisi_do_lowpower(unsigned int cpu, int *spurious) +{ + for (;;) { + wfi(); + + if (hisi_pen_release == cpu) { + /* + * OK, proper wakeup, we're done + */ + break; + } + + /* + * Getting here, means that we have come out of WFI without + * having been woken up - this shouldn't happen + * + * Just note it happening - when we're woken, we can report + * its occurrence. + */ + (*spurious)++; + } +} + void hi3xxx_cpu_die(unsigned int cpu) { cpu_enter_lowpower(); @@ -296,4 +388,30 @@ void hix5hd2_cpu_die(unsigned int cpu) flush_cache_all(); hix5hd2_set_cpu(cpu, false); } + +void hi3798_cpu_die(unsigned int cpu) +{ + int spurious = 0; + + /* + * we're ready for shutdown now, so do it + */ + cpu_enter_lowpower(); + hisi_do_lowpower(cpu, &spurious); + + /* + * bring this CPU back into the world of cache + * coherency, and then restore interrupts + */ + cpu_leave_lowpower(); + + if (spurious) + pr_warn("CPU%u: %u spurious wakeup calls\n", cpu, spurious); +} + +int hi3798_cpu_kill(unsigned int cpu) +{ + hi3798_set_cpu(cpu, false); + return 1; +} #endif diff --git a/arch/arm/mach-hisi/platsmp.c b/arch/arm/mach-hisi/platsmp.c index 9ce93e0b6..512fb8dc1 100644 --- a/arch/arm/mach-hisi/platsmp.c +++ b/arch/arm/mach-hisi/platsmp.c @@ -20,6 +20,48 @@ static void __iomem *ctrl_base; +/* + * hisi_pen_release controls the release of CPUs from the holding + * pen in headsmp.S, which exists because we are not always able to + * control the release of individual CPUs from the board firmware. + */ +volatile int hisi_pen_release = -1; + +/* + * Write hisi_write_pen_release in a way that is guaranteed to be visible to + * all observers, irrespective of whether they're taking part in coherency + * or not. This is necessary for the hotplug code to work reliably. + */ +static void hisi_write_pen_release(int val) +{ + hisi_pen_release = val; + smp_wmb(); + sync_cache_w(&hisi_pen_release); +} + +/* + * hisi_lock exists to avoid running the loops_per_jiffy delay loop + * calibrations on the secondary CPU while the requesting CPU is using + * the limited-bandwidth bus - which affects the calibration value. + */ +static DEFINE_RAW_SPINLOCK(hisi_lock); + +static void hisi_pen_secondary_init(unsigned int cpu) +{ + /* + * let the primary processor know we're out of the + * pen, then head off into the C entry point + */ + hisi_write_pen_release(-1); + + /* + * Synchronise with the boot thread. + */ + raw_spin_lock(&hisi_lock); + raw_spin_unlock(&hisi_lock); +} + + void hi3xxx_set_cpu_jump(int cpu, void *jump_addr) { cpu = cpu_logical_map(cpu); @@ -182,6 +224,86 @@ static const struct smp_operations hip01_smp_ops __initconst = { .smp_boot_secondary = hip01_boot_secondary, }; + +static void hi3798_smp_prepare_cpus(unsigned int max_cpus) +{ + unsigned int i; + unsigned int l2ctlr; + unsigned int ncores; + + asm ("mrc p15, 1, %0, c9, c0, 2\n" : "=r" (l2ctlr)); + ncores = ((l2ctlr >> 24) & 0x3) + 1; + + pr_info("SMP: %u cores detected\n", ncores); + if (ncores > max_cpus) { + pr_warn("SMP: %u cores greater than maximum (%u), clipping\n", + ncores, max_cpus); + ncores = max_cpus; + } + for (i = 0; i < ncores; i++) + set_cpu_possible(i, true); + + /* Put the boot address in this magic register */ + hix5hd2_set_scu_boot_addr(HIX5HD2_BOOT_ADDRESS, + __pa_symbol(hisi_secondary_startup)); +} + +static int hi3798_boot_secondary(unsigned int cpu, struct task_struct *idle) +{ + unsigned long timeout; + + /* + * Set synchronisation state between this boot processor + * and the secondary one + */ + raw_spin_lock(&hisi_lock); + + hi3798_set_cpu(cpu, true); + + /* + * This is really belt and braces; we hold unintended secondary + * CPUs in the holding pen until we're ready for them. However, + * since we haven't sent them a soft interrupt, they shouldn't + * be there. + */ + hisi_write_pen_release(cpu); + + /* + * Send the secondary CPU a soft interrupt, thereby causing + * the boot monitor to read the system wide flags register, + * and branch to the address found there. + */ + arch_send_wakeup_ipi_mask(cpumask_of(cpu)); + + timeout = jiffies + (1 * HZ); + while (time_before(jiffies, timeout)) { + smp_rmb(); + if (hisi_pen_release == -1) + break; + + udelay(10); + } + + /* + * now the secondary core is starting up let it run its + * calibrations, then wait for it to finish + */ + raw_spin_unlock(&hisi_lock); + + return hisi_pen_release != -1 ? -ENOSYS : 0; +} + +static const struct smp_operations hi3798_smp_ops __initconst = { + .smp_prepare_cpus = hi3798_smp_prepare_cpus, + .smp_secondary_init = hisi_pen_secondary_init, + .smp_boot_secondary = hi3798_boot_secondary, +#ifdef CONFIG_HOTPLUG_CPU + .cpu_die = hi3798_cpu_die, + .cpu_kill = hi3798_cpu_kill, +#endif +}; + CPU_METHOD_OF_DECLARE(hi3xxx_smp, "hisilicon,hi3620-smp", &hi3xxx_smp_ops); CPU_METHOD_OF_DECLARE(hix5hd2_smp, "hisilicon,hix5hd2-smp", &hix5hd2_smp_ops); CPU_METHOD_OF_DECLARE(hip01_smp, "hisilicon,hip01-smp", &hip01_smp_ops); +CPU_METHOD_OF_DECLARE(hi3798_smp, "hisilicon,hi3798-smp", &hi3798_smp_ops); From patchwork Fri Mar 17 08:53:47 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: David Yang X-Patchwork-Id: 13178767 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3A661C6FD1D for ; Fri, 17 Mar 2023 08:55:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=V7LBhcIIcMTHXv8NpLI6Z2i9uVDse91MqxkqCRz4HUI=; b=IXnrs3PA3yn7Jg 55Ef64RBjSMPk0jlFRDPf+2SY7yxIoIYedjU82btNBT4sbSYJsxCpl42LAUzgCgd4+E0kxP9mGB/m 8PsCu0AFqCOFYyMjHkFSFklavw0W7bgcP6DTJsnaVyI7pJt0oN2IKQHNssZHEdm5Q15GDlMGEe0k6 /imLsqNiPbnluDQMcNzlGzFMdoYj6NXs/vZyq18jQEFANwWRHWePQGcmepbbnXzBOPUkOmyJz7Nr+ GnKwLiKdmMonwGPDfPaysxK8JfMFtHvxsdfQbt4GoQ+JFIsNPddkWsqXrS0Xx24vt0lHpOYp0MOe6 F02gGTuA2i3ULSWhgeUw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1pd5rJ-001Zlo-2v; Fri, 17 Mar 2023 08:54:45 +0000 Received: from mail-pj1-x1036.google.com ([2607:f8b0:4864:20::1036]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1pd5rG-001Zj6-1J for linux-arm-kernel@lists.infradead.org; Fri, 17 Mar 2023 08:54:43 +0000 Received: by mail-pj1-x1036.google.com with SMTP id lr16-20020a17090b4b9000b0023f187954acso4501304pjb.2 for ; Fri, 17 Mar 2023 01:54:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1679043279; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fZZGTAPsI0PVagU4SLwgIUrsBDZ0+vMYKA5E/MTQZzw=; b=D/MunO7+pL8frzOVKYdT3mHEg1LVUzaooOSBapTGYXSyC12731q9fNEsVrxBJCJdzR OLqCAE2Q7N/FnBHB5+akvqFOzX5IkDuI4lNSe3lVV7+gUGnveS+EHzx5kIqC4Io3dei9 8HLEG2z4EeDvZ7/l7+WGKogni0dmsfzxhS6vYeI2f4H4Ah3PsNtZ5AVq+Us0d3i1pM4r E7+We3mmsjQeUzKFoHcdD2kf4Q67AXEMdfF0+ikqiMr8gdSev/hzTnmXkI42kuq1GZ4X wk5K/i44WiGnTMuHb7fGuArC3MxTjy2y8sqVU5wp+dLsYEN4Wu+l+zfhmkzIJjBtVG7r 36BQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679043279; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fZZGTAPsI0PVagU4SLwgIUrsBDZ0+vMYKA5E/MTQZzw=; b=Z14QqNPQ+UWZZKffsfEbk9oqDB2IapsguZykjxMUc1LQSNDy8FeTmAroSxtjOPDKRm c609DURr6ipIH9wHU4dED5HUYKaESA82dwWqL+Qu6IgwgSJGsReHsk184V9KKToAMxhB vg87kzzM/asqfaLMzz6GzPK98txUlLKYAjdtjwvynqepz5IyC02fB/M2l9qLvR4f0JS0 hkc03XilHgzUsixadF09zVn7osRVsI7O4mCcm2pbRJYnOaB+RpaLko1aORfD0vy6LQdT Zqx5+QBMgegr4B0iYR4wHm4NTd43+62O2otIvxpPKMiOHQme+Y6NE4SzlF7gSzadlR7D nAdg== X-Gm-Message-State: AO0yUKVlJW3rPkUge6BZ+ArOlwYnM7rSnNyzRwdLJmQJ3er3BgEAc1jK SKIiroerFHp4054ZCuKbldPj3VUM8tmS5+Krt40= X-Google-Smtp-Source: AK7set/TIf0pkP6qGFwfBRT3rvezlG4gxBXIUl4HjW5iuNZkPCLdMwASJp22Rd3Bs+NyPjJzTsghvQ== X-Received: by 2002:a17:903:3012:b0:1a0:6852:16dd with SMTP id o18-20020a170903301200b001a0685216ddmr5107731pla.12.1679043279120; Fri, 17 Mar 2023 01:54:39 -0700 (PDT) Received: from d.home.yangfl.dn42 ([104.28.245.204]) by smtp.gmail.com with ESMTPSA id jh17-20020a170903329100b0019a96a6543esm1030775plb.184.2023.03.17.01.54.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Mar 2023 01:54:38 -0700 (PDT) From: David Yang To: Cc: David Yang , Wei Xu , Russell King , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org Subject: [PATCH v2 4/4] dt-bindings: arm: hisilicon: Add Hi37xx SoCs Date: Fri, 17 Mar 2023 16:53:47 +0800 Message-Id: <20230317085347.10147-5-mmyangfl@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230317085347.10147-1-mmyangfl@gmail.com> References: <20230317085347.10147-1-mmyangfl@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230317_015442_443052_C6954A95 X-CRM114-Status: UNSURE ( 9.13 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add devicetree binding for Hisilicon Hi37xx SoCs. Signed-off-by: David Yang --- .../bindings/arm/hisilicon/hisilicon.yaml | 28 +++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.yaml b/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.yaml index 540876322..0e0fcb1c7 100644 --- a/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.yaml +++ b/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.yaml @@ -25,11 +25,39 @@ properties: - const: hisilicon,hi3670-hikey970 - const: hisilicon,hi3670 + - description: Hi3716cv200 based boards. + items: + - const: hisilicon,hi3716cv200 + + - description: Hi3716mv410 based boards. + items: + - const: hisilicon,hi3716mv410 + + - description: Hi3796cv200 based boards. + items: + - const: hisilicon,hi3796cv200 + + - description: Hi3796mv200 based boards. + items: + - const: hisilicon,hi3796mv200 + - description: Hi3798cv200 based boards. items: - const: hisilicon,hi3798cv200-poplar - const: hisilicon,hi3798cv200 + - description: Hi3798mv100 based boards. + items: + - const: hisilicon,hi3798mv100 + + - description: Hi3798mv200 based boards. + items: + - const: hisilicon,hi3798mv200 + + - description: Hi3798mv300 based boards. + items: + - const: hisilicon,hi3798mv300 + - description: Hi4511 Board items: - const: hisilicon,hi3620-hi4511