From patchwork Tue Jan 23 11:01:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527238 Received: from mail-ed1-f41.google.com (mail-ed1-f41.google.com [209.85.208.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9B5C35C90B for ; Tue, 23 Jan 2024 11:01:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007717; cv=none; b=qx+02B+g8R5sZVC7gY0d8i+lPHIoX0Lzbp2MsKtvCY0ZfXv4+ni/M4s6pYBL+sGSngcQAGhB4fh5lOyAofRJDa7jXdWNJkxPQDLLBTNaY0Y8t91Kufd1z5bfLP6AsIzNQ3KqJO0Xnysum6mFp5/hacVMnjKtyYMQK8dh6R+Rdvw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007717; c=relaxed/simple; bh=50YAMmOYJzNisU5yZg0uYU/wS7zYvX4umQW0cCtPrCA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UqgXSp/Yb3yuU7YohBlzg1Y3pnsg8OwGWbPoP41bFdXRmzAHBKiJV0OyTvz+ViwpjQa3p6yAFS89dqgqSPf+MiEcC8jW1gnXv8bgyPCAvZx3nMirkZwG5gUiMSxNKhlpMfR9W91iv65U55/ev+h9DdHA+fVA2HUX76rRF78YVCk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=umG+KiZC; arc=none smtp.client-ip=209.85.208.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="umG+KiZC" Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-55c2c90c67dso2440708a12.1 for ; Tue, 23 Jan 2024 03:01:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007714; x=1706612514; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=jNYUIgDvOBG1nDWJh0kXOFeqoIQY7BdgluW0bM1fVK4=; b=umG+KiZC3rRCbsznqLeUY+f7lIzo08wEQNdmdbUbSEIJfCV60PkPkzWwhukU57Q8q8 zwC7x9GEKhI9JJL2aEzrALjVYgUTzNrcUcfRZV8jTtqMcVjAyK8uoCsmeU5Z28PnjjYy DeiQoN7d/CUNWQLq+A87Nrrg55+zNyB/vCBYYLnZigz4APNz7Aidwub8MSTCvo/lMlRs 0RMKeCsl52LvS4eqsV6MyMnmmnTRHSgC4cb7avGuLYSOyxkNu7SE5LYCfi0uWv/FPaZg +6zIFCS7XUB4z+qW7pARpPj6+rkGqPCMjZI6kLVBwUrtzoWbsO505Svcp3yeILIvxFlb zklg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007714; x=1706612514; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jNYUIgDvOBG1nDWJh0kXOFeqoIQY7BdgluW0bM1fVK4=; b=iRqtLCFsEPr8DY2DsznstpBCAmo2X55vQJ/Ek5O94GdRtwhXX8PjUhu7aZSgIhq4Yl JQwQ+qPVukeoT4C3IqkDaopwKxs3+MstoczrLxzjYy8ytUuDxV7cFwVgj4FcoTL71qk6 hXKI6PwhE6OdCqrQ0qWq+MYThP8Wh3gmtljCJSgWGkGvqScV2+swP1OWEO+DqdLYSO9h Mo17czzd9g6kZhNSaWHuCjPGZK2kOKgYF43vWJn/Msz4qXcFZ+jUsclzOlLXtbc8Zj2C rJVrZM2N3giafBguouf9h2/O6Vil7dMqdMesPEmRWmR3b8dB7Ajouv1NF/At0IzJrGyR Le5g== X-Gm-Message-State: AOJu0YypDrLfbL/7LmHWtmwMyKQKYGlH+jmlFJWpS1X9OdHquGhwHn2/ eX1Rcs8fbrjNXCf+EiB38/3q+DwH1ZL+B/EIy/icLHAtnKGkPofRhNuYlDBGMZE= X-Google-Smtp-Source: AGHT+IG6GiPgvzhcDFmsHZG2F8SNYJ1Lt3Yj3ROJb2O6QLFtgCeyrrbABMF9oeclecS30vq88eDgsg== X-Received: by 2002:aa7:c887:0:b0:55a:34e1:4d13 with SMTP id p7-20020aa7c887000000b0055a34e14d13mr765839eds.17.1706007713761; Tue, 23 Jan 2024 03:01:53 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:53 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:15 +0200 Subject: [PATCH v4 01/11] arm64: dts: qcom: x1e80100: Add IPCC node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-1-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1023; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=B6cUt3TzJgP69BQkJMXOG1vdu+0w4ubweb5duiU79oY=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yRXb874h4KDzLbsn64jXcTBlCmBhebxizTC +eVufR0MXOJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+ckQAKCRAbX0TJAJUV VvhJD/9ARJm+1Jun/5qh2snlkt3fLwhwF1aiN6PFF4hm/EjPQLFhNZDQ236NBUnp8NspK9QM23+ T57mBAJCjFnjRR8AX4X7OOPqxh1GhTd5ijJAy8wgyUrJo6H1I1t4MNwpcj16Zskr1eyknj9GH52 1LqqbhAHklyeoTSxIL/ZC8uq3O2EjlaOIGr0X664HK9gL3IHlDrkS9JePPpmuqvk14PjLxdo6Vd gq1sIqsKjduKhbcyxQK9ryc09TQ8CRQNLp8sE1Jhv/2rEykx+4wNC9uTofvHj5wVO8CQAHGjuYN tXBTjMmy2yL8M548XZaxMY+x4XbTMVqdngm6JMgB/tnBks/XJSWRJRj7FsQVoy+eogB6HZP2fRC UHpVXgAQTtXuSbI5O5nBZLtyBCjKp5BssaJ+odCv8uKdUfDgAPHNsT8oQyq5uD+70qLfh4BqA73 NKwcrR7mwn6sq6xZsz/W5PbTcsY/qWJi3LGppzFEtErEC9E6KhYXoROuhVJfHszeY/Q6eiAai/f 0BwwS/FRt8w9Hl+yFVfn0K5GfYLpRq5UZp+b3kckGXiprfbqBOysSjpum567dezKH0TCm2Gl4jK 2yTwCSxpJx64Z+CEPW3FgG7RuSP7PzP3FPH4VDFB6iZuSUVSt4ELzl3Y43d5gfbipBhzg9U/1z+ l1j8Z3W/J/EqM9A== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE From: Sibi Sankar Add the IPCC node, used to send and receive IPC signals with remoteprocs. Signed-off-by: Sibi Sankar Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 6f75fc342ceb..954f2bd9b1de 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -691,6 +691,17 @@ gcc: clock-controller@100000 { #power-domain-cells = <1>; }; + ipcc: mailbox@408000 { + compatible = "qcom,x1e80100-ipcc", "qcom,ipcc"; + reg = <0 0x00408000 0 0x1000>; + + interrupts = ; + interrupt-controller; + #interrupt-cells = <3>; + + #mbox-cells = <2>; + }; + gpi_dma2: dma-controller@800000 { compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma"; reg = <0 0x00800000 0 0x60000>; From patchwork Tue Jan 23 11:01:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527239 Received: from mail-ed1-f49.google.com (mail-ed1-f49.google.com [209.85.208.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ABBD55C91F for ; Tue, 23 Jan 2024 11:01:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007718; cv=none; b=Q/oGgEl3LR+Wm7PaQgxSWCYoj+ZZq0QhepUif1b+zaKuAUwcfkXyPn7g+OR+c3Xhd3Bg3w/ZsoyBpDMkjmbJqis1YW7NbVnzlztaYmsETb6qYqTr7Fmg7RFkgMTNgHZBazpbgSik+vbY9uI8IParz+wJLx64QV0XNu62G5Pv0rs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007718; c=relaxed/simple; bh=xxQ1BtV/tdMWqBJBn0tYEMSQ1MHhLRIy3pD+si528sQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Jaha29N5tDpg4+xbJWWSYlgrLBg/2g63sQWi1TEYPxF8Oyr0OPyK1P7iLY1Wg8lweJO8dvsuwcBIXpWC5snChyZOfhNfynV7vlPHmKvBd+UeBAk5gP8UIo5NGx48WBk8ZkMABFWJKBU+9AYQDaQykgkrrAHJKBhjlbvu34bCDMY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=EWBi7eZv; arc=none smtp.client-ip=209.85.208.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="EWBi7eZv" Received: by mail-ed1-f49.google.com with SMTP id 4fb4d7f45d1cf-559f92bf7b6so7492515a12.0 for ; Tue, 23 Jan 2024 03:01:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007715; x=1706612515; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xHn+oRDQImOG9QB8y/SViXWT5V1NSTX2Vf8aAXaRwoA=; b=EWBi7eZvqxONXXYmE5YDA/Y3Yj2v2FWQOIOgRFgb4GA0tTNBVNv/haGW2T7cXXx0u7 y5oSXvsk3k8vOuGgB8AWguBaxvlA5IwTGTrxaMaPWMjnN5R+UmcVkwq/501xTYrBhHRn FZUlbOZD0JdhmXDSc3qqTVlCBq11j5IpEidP6DWnPhhHmVd0DaCgV7aEeqzLxKgTSYAr NBdw0nVAdJdoByyIkj0EemJDGuEpJ47PwppGUYRnyp8wdBPCyEua58sod5NYveWtnMuT SSndtHclVDHHP+hjNB/+pCo69i020YGShPpWTf1sMS4JOCz9LvtHQXRWnC1TxGd4k9we Ay9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007715; x=1706612515; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xHn+oRDQImOG9QB8y/SViXWT5V1NSTX2Vf8aAXaRwoA=; b=ma9vNM8Mjxc/J5gv73f9c3zJJUkRsuB7hAhTRApI6+WrYAw5A+XDNoYl3rCpjKk8kc du5UMMWwcA5WRm2T3BtcMHCa0e5M4Gef0hTV6xL3aojdgzSuKdiJ6IeVbEmbjvUBPoXb YvBqC6YrsV4W7+frWnF7M6InQkwTfe5aVqPphq+fjDEqxIDoqinT0yHk+TFHux1U+QCh zEzT9it3U3ZFFFbSe+TUfzky/amkhhiKOM5WjaeMXJLsRGofla6UMaXq2YkBTSRAGPMp 71uG3OTg6tPIYN7QQkf9u4JobvCMJ/8q5IWJyuTYIJVYhblEmVO0gsqmjtB10ruRWW5t H2CA== X-Gm-Message-State: AOJu0Yz6sk8nDKtm87xl7gQjlYXlyC4Y1PtWdtZ9Gz4aE1NmsoCloyLm LbpFbJz88PQ26oqO8a1cgm7zvkzRVmxHcTtGEvGrj2tYRwvSo7OVUhtmk3I3MLI= X-Google-Smtp-Source: AGHT+IFxJwUbnH+Gq/4Wdmal2JI9AGx71psR5/4YyNyuZ69b+hIWqGreZOmuv4tvDcW4kk9KxOoHZQ== X-Received: by 2002:aa7:da4c:0:b0:55a:64ed:9f76 with SMTP id w12-20020aa7da4c000000b0055a64ed9f76mr1446601eds.32.1706007714983; Tue, 23 Jan 2024 03:01:54 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:54 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:16 +0200 Subject: [PATCH v4 02/11] arm64: dts: qcom: x1e80100: Add SMP2P nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-2-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=2279; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=wu6VTXb2oGDFIag8KOh4zhYpfxMDa7F4NLFtOR4fOS0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5ySTaLN9sUiFO8DZ+zuVbNyK1Y5F+84x2rQN 9yPMZjsQlyJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+ckgAKCRAbX0TJAJUV VuSgEADLIHYEUDmjiprLFSwD4okGDptHh/4fFWFU8PFyB/q6382qiaBZEwTv/u2O8X9nXkt/uLz /qrLcq4/VrceB/vmDow+DHfGujvEAfSn/G3XIJNkFvpEfz3k/6HHyKgT/K9UNMt79OfwM8DRxwH MflmWMTlxCN0FcyRal3oHF5Bg3mSC/bDE3eLw55axzSgkS78wsMCTnH/y7Lroxi7ihm62u3MapE pAJC4OVUCi9AYOgkAu1qffpmNj+CZbxegB3Gc3z/pwtlu/zSVFAnTuIJyXhz5n5+pZeQdNA7yuE 98TUKZ9HwDoquw7do7+w6XL4qDdjzrbbhTXbSamV8Vld6/FfEmarNPwb3V9vhWN+NKSDwHJpSs0 oAxc2KQOiGYXS/Lyn9D1PNFT1uamRlZu3hbZpFSbBuvdCuj4z4MO+w+PrtBLZWQE+ZKYIyT8H8p BXEbsB1L9yhgQyrdG8v9EGe9dZ+yv4jmtH7LiP9Yzgr6LmOZpowt0r4v9hCXV+qcT3c9QPDJ0Ja sFI06wC6QC4whtkhYB9zTlyuoVv8Qt7cc0Jj8LiLOASwru4Rw8GpCQe7DQN/p48HMJ0ZjkssaP/ r3X1MpALk9A6gBBjSupVBkWLptvVhnNAtLV5KH8VKFw0SGDmJnEoT//O6G8Pi0XT2z+3A+PgJJu UqPOqjOzkSBgGAA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE From: Sibi Sankar SMP2P is used for interrupting and being interrupted about remoteproc state changes related to the audio, compute and sensor subsystems. Signed-off-by: Sibi Sankar Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 53 ++++++++++++++++++++++++++++++++++ 1 file changed, 53 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 954f2bd9b1de..1210351b6538 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include #include #include #include @@ -662,6 +663,58 @@ smem_mem: smem@ffe00000 { }; }; + smp2p-adsp { + compatible = "qcom,smp2p"; + + interrupts-extended = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem = <443>, <429>; + qcom,local-pid = <0>; + qcom,remote-pid = <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name = "master-kernel"; + #qcom,smem-state-cells = <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name = "slave-kernel"; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; + + smp2p-cdsp { + compatible = "qcom,smp2p"; + + interrupts-extended = <&ipcc IPCC_CLIENT_CDSP + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes = <&ipcc IPCC_CLIENT_CDSP + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem = <94>, <432>; + qcom,local-pid = <0>; + qcom,remote-pid = <5>; + + smp2p_cdsp_out: master-kernel { + qcom,entry-name = "master-kernel"; + #qcom,smem-state-cells = <1>; + }; + + smp2p_cdsp_in: slave-kernel { + qcom,entry-name = "slave-kernel"; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; + soc: soc@0 { compatible = "simple-bus"; From patchwork Tue Jan 23 11:01:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527240 Received: from mail-ed1-f48.google.com (mail-ed1-f48.google.com [209.85.208.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD8EF5D73B for ; Tue, 23 Jan 2024 11:01:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007719; cv=none; b=VAAvDaM08PnZ+ILt+X8KwqbBipE4FKJgBai8qxZV0fM8Kwvrt0pgMm6cTXER0uQEalmcAO9DGFg6Dzn+osxkeHmi74W4FTy5oCrlIDWffcgQu7c+xtG1eI3quL5qRIQTiXANN2D5+Gtme5o3tGSlh4oXR4Ng79u3UPVs/UeXDZE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007719; c=relaxed/simple; bh=tx4kyU5130JQklcMT0u/f9UNERWWdQSXmZjEXww6BvQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rALChQEO+wi3q1XG/5AV5YXFemheR+7WTz901aNkMKbabgEc42qRZe0O0igPKvFCoDRYqxc5McUzrqjlEXex1CVee45AMOHBphJjQMwm5YeRtsccBHYnvx0GsAAqxPAIcvB6TIGgZzPF/TAEorJI+eNLVve1NoYbBiYEluJah5w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zYVlCkWN; arc=none smtp.client-ip=209.85.208.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zYVlCkWN" Received: by mail-ed1-f48.google.com with SMTP id 4fb4d7f45d1cf-55817a12ad8so4609859a12.2 for ; Tue, 23 Jan 2024 03:01:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007716; x=1706612516; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OoXONBUAbVlHo3DHcqRibgt90d5J3XAE3xf2yCRQRgw=; b=zYVlCkWNPYawKN7IoI8VgT1rzKhfOD09jmmhyQPDv9r4rWoVekQzWG8Uepqahf6Oq/ DPPgLUw9y47nsjlAADIehrI/gvWjpbD/lOWYKbv57wKm6FzSJUVbnMDZLmOKWhBdU2uD dxyOxFMdEH9jDbAErkbG4KQMwkKk7mUzCRAkZJglxK9mwPUqfmGGWCiY3la9fU2HWdSP V084E8OMBnEhi3NZcELS3yqdYA1M6MqCRCEd6FQMrLnEXJMBNock2x6ktjTvL3ZC5ODt ck6PVq0ww7h3QFviQmSaa8h+gPT30RjxlC6Mg4GOdQFFqr2Hoq8Nk8ER/4H+tzNKQDCI e2MA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007716; x=1706612516; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OoXONBUAbVlHo3DHcqRibgt90d5J3XAE3xf2yCRQRgw=; b=GSVNPiLA6px3fxWG9YcmsRlRb6NgTr4P1PXktehZhlb6BvZzgx/HIJ7IkTieNpAH40 6bJlGljoldzXtUWXr1vM8x8Qc3p2onPVn+vwAHEIvQzvvKzU/H7bdyBV2joQAKleg9xn nrMUQKR+NwTWBiKnWKt1Ghr5hhCrsLQVHk/XJXBV+rQZwA6ZeY++dIntDXEgsaGNBq+w 4ewnoCfm7XfDZOkqpWdWDEyMC520Tw4j1boQ5uENTOoVEwN3zFD9vXkV9A2D2OnQLbmy Z2G/0MJp5RwtDVxZf/6jwYU9vOSpMW4P6RDV9z7TPEiU0qHqokQ7i2VCM0J5oUR6Pif0 JWpQ== X-Gm-Message-State: AOJu0YyRTea/Ghh5d0wGahRJzXrdwIMckTO/+RA5Q9ZhBKhA2ChJML4B /fXw7lmE4IDd3DF34Lc2A+NK95tu+ViBSl/KyGgU+aOaWtuQYUcg0Bv+Vn668Qg= X-Google-Smtp-Source: AGHT+IEfNsk9L0g4s8vJfsvbAiDMdVUeTODmP1Xq5n/ArwSkMIfm+DJiXWeNiKAXlwf6dlyMlVT4LA== X-Received: by 2002:aa7:d957:0:b0:55a:2f50:53f3 with SMTP id l23-20020aa7d957000000b0055a2f5053f3mr856010eds.38.1706007716196; Tue, 23 Jan 2024 03:01:56 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:55 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:17 +0200 Subject: [PATCH v4 03/11] arm64: dts: qcom: x1e80100: Add QMP AOSS node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-3-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1072; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=uhruz9tzEahNH2F+362SSx/RVU2PIo0lL6mu3SYOWPA=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yToeDIe65tkiekRwtNNDg9NvyXARy78Tt9B MX4UJ45ziiJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+ckwAKCRAbX0TJAJUV VtDSD/44xZDfbuKEB4OsZ1TuVrZQKx4E9T5MuSJ5hti61vAcN3uScdvhdvtIylm6N+wigqirf7I c8IKg3O27M1khiTz1DRxv2aanSJb8NNM5h6nBlJEzO4ibo9fP7fPw1umaj5hrv6/BlZuN3b4k51 70V/IjWS7J5Uu0Uk18uL2lfHP2RVB2aNmJeUu9mygtQ/qzMAoNGo4AVGOk6jVuV41PJd/ymzD/o lL5gMEu1jxnxFbaDx4QFiVnjMrnjUm0TAT972/n8eKrEOkqmV2gW+7xHDwZy8rO0e59f7nOZXDz 8z5kbuhqltQcEndxO6RF33QPLNhi4axH0pNER8jG4Ngkout0U2pIEvkvRx1VZNUqi2KNkXXNKrp td+tOzjZDEGS0CTa96IcNeQEojaxN2Ke64/lbHAas8qG09g0jxTS/lEZ5YG0OKogyOhRKaYob8I NQfKH/FwKCCLJBmL4z/IsU9MfR9jFRxsxohEfzgJUgmq93jCokE1YNf0WQirqfIn9JjPDQqLaNS nj6gF5k11tf8Do0YQBIbceK+VO0u6ju9uuVex/aWgVK9swh8XHj2bxXZA7ARVV2PumKEpa26L0R bohvWRJTMNZmps4KZTVtufjmdx3nP+BiUt40BN008MxQCZs3VZJ67mDsKnxOVB0s22Syfjz+LeJ 0Oemeqfm9m6YJgQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE From: Sibi Sankar Add a node for the QMP AOSS. Signed-off-by: Sibi Sankar Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 1210351b6538..3790d99eb298 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -2663,6 +2663,18 @@ pdc: interrupt-controller@b220000 { interrupt-controller; }; + aoss_qmp: power-management@c300000 { + compatible = "qcom,x1e80100-aoss-qmp", "qcom,aoss-qmp"; + reg = <0 0x0c300000 0 0x400>; + interrupt-parent = <&ipcc>; + interrupts-extended = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; + + #clock-cells = <0>; + }; + + tlmm: pinctrl@f100000 { compatible = "qcom,x1e80100-tlmm"; reg = <0 0x0f100000 0 0xf00000>; From patchwork Tue Jan 23 11:01:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527241 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4059E5D8EA for ; Tue, 23 Jan 2024 11:01:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007720; cv=none; b=M7eQknpB/JE3XyhYSrGTimycs3Fv3DVquKT8WHeV6Ol/mv/8tGQBfjrh8DNR4b6CfUv133LNMWJZv4kQZKnQ/3AxYX2HyXFB1XK7MR38/01nnq8rOGT5Psz2O+8ZqN2j7ArUWvmZYAt9V5wmIlcMaWFSPTEq22Hh3yW0xa4nkpM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007720; c=relaxed/simple; bh=/CkEifXleqORHXziAdmpldWh5oXwSgN+s+9gvFqQvKs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gnXmYH0uRiGFX1kwPmEzNIUTgY63pBpi7jFrvHIbDyAxk2fSncESFsjAu27WBf5OVMf7Hhfb9N0JGgX9buriyI3TJrXVoa5SesyDzBabH30tlFYXSg7iZyN05Gw7i8BtFnMVoJyZRz4h6T6M4zg+erAwKPrkxk1TiOf8LzP1PZM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=QlJ69giK; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="QlJ69giK" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-55a684acf92so4425135a12.0 for ; Tue, 23 Jan 2024 03:01:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007717; x=1706612517; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FdCKpdS0D45OzqZldZIE12nHqIULmFpfvIH2gs8ymq8=; b=QlJ69giKfE1IPEIcsLOXLIEJVQxFqpdxiVX7JHpzDmAhHypKoJvKwVLph/X9qiH9Dq qeEK1pwwspNiRsSmq5eP3pdH/UTaNUL4JdsSVtR+BdSSACyPwX9GZpd5fKxC85+C92/A ErFR/0BA/8pmtXY8im8bflTWqTLvc0ZUo6qjcHPhYxzyfVGZ1AmLCXyVqRLHykTwoSsZ DxQ7WhoyzYQXkA1KKMg93y0LNgCW42SybaibmDDvE3Q3QEW/yNp3fpZdQ5V18zU7Yrql /Y2C4s3qFs4kK+RFJS/6UEM6q1aMh1bEdXdymja4ygX3G+/5VK4X6ZrNm9YGcXW4eemt 1nZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007717; x=1706612517; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FdCKpdS0D45OzqZldZIE12nHqIULmFpfvIH2gs8ymq8=; b=OAi9I6eC9MGtO+u3BUpR+CFbLk0ZY+iY4+A3T9rH9nLJQDwKrdQtyA3kzNeperDTbn KD8go0NNzJS7528bH3m5T8JiedWIpLfCdbTx7zCLX5cV9GDeseAtKOx8vjJBiX33InXT ZeXCl/FQFoiRoNb1wJuVJigXxKeMUfjIJ8JfogOGZG8JT5b8cFzvV+xJgaOAvSyn38hn QXa/8qw5lIu0VrGkcgNM12LEkTlaRaaf6UIBICfKEMFN0+Jy/5w9eAx7jBVG8CNAT42E nTGywjN6tmvUnN37TjWAncvabvtQsmY0UdxBPTh8sOMycyRKM8kHG2x/OUdeON5dgTaa ZSIw== X-Gm-Message-State: AOJu0YydPaUOXUk0wYCOxPNJqYV3ar6mv0zSapNhJIcx45nMacrZJX+D 07o9LDZde72A2/39eNhivGTjyfIQg48/iXpHeGy5hWZvMMNNzAa9wla3V5d5tVQ= X-Google-Smtp-Source: AGHT+IEAp5/kpyqF7kdWlEllU+KTpxK6lTHQ7SnK7GBxCftSDufq/AkmtmLLpZYg6Kx+aFccaLY7zA== X-Received: by 2002:a05:6402:70b:b0:559:fbdf:6d79 with SMTP id w11-20020a056402070b00b00559fbdf6d79mr444881edx.114.1706007717478; Tue, 23 Jan 2024 03:01:57 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:57 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:18 +0200 Subject: [PATCH v4 04/11] arm64: dts: qcom: x1e80100: Add ADSP/CDSP remoteproc nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-4-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3444; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=txP4AHtEswNBnh9k8vWLwY0OKLMEo7V+8Porur91vK8=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yUWuEHTfdNDYMO2dpBfEJOrO3GuP5fVnggZ fnoSK0wHCWJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+clAAKCRAbX0TJAJUV VtnqEADAWJDlkmbf4IHqZFuxJsnNk14299pK/ufBBs6f8h8hRZsk9XU4lREDOO4Pl3d/3x0lAtY NKF3oRUd2w6ZcahYbb5I614nRjHwYpj6Gkq93ZTEOERXyWHQ+9r+yZnq0+fO1zXi1NSPoozNP4j BIJVXL9qA5XGryWiQIFyn9Q52X0zo7fFYwSq0ilFZXUfJiLqTPJCrzspOiqI3OTTFxr+5N6KTxJ V/vu0Td0agurrd00J2mKScx1+WaX3Hg7I9um4FDiI1FqPiiioi23nCUq8HMlciPUayVI60IoZpW X3LQRlTzEmxGTd1+MMA2aRBPvZUFcVM6KAoRXhsZuuTT38ML6WNnblI3Urte3bnpyaqT1qLD0Pm 8gGqNJdNiHmRaNKzkP7NQjQ/wa0t+efYB2C+nMmJ1rKdvAXWvO3LtqqkSiJI2VmajpsbUc1Qg1q n8kpBQXb9pF7fv1pv6VPEzyzrrR1c8ugqDjzNpQHFf7MkX+Fse13tF1X1j9Pqt2PMCUeZ5YHayG G9XyyMlXTCvGGWpIJtd63susnOxgZEQtVPGp4SeqIiXBwTVYdE0xYJgv5JlBM0GxvbynWX5OIXf J9UZGhlGMFhJAXpWB8z/juscpHAwbXPmOuVeLbZzOqcYd5yNFBszBk5Vn4unGINAwbI+xpEXRZB H/3IqjzO5Cq6ZVQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE From: Sibi Sankar Add ADSP and CDSP remoteproc nodes on X1E80100 platforms. Signed-off-by: Sibi Sankar Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 98 ++++++++++++++++++++++++++++++++++ 1 file changed, 98 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 3790d99eb298..be69e71b7f53 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -3590,6 +3590,104 @@ system-cache-controller@25000000 { "llcc_broadcast_base"; interrupts = ; }; + + remoteproc_adsp: remoteproc@30000000 { + compatible = "qcom,x1e80100-adsp-pas"; + reg = <0 0x30000000 0 0x100>; + + interrupts-extended = <&pdc 6 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>; + interrupt-names = "wdog", + "fatal", + "ready", + "handover", + "stop-ack"; + + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "xo"; + + power-domains = <&rpmhpd RPMHPD_LCX>, + <&rpmhpd RPMHPD_LMX>; + power-domain-names = "lcx", + "lmx"; + + interconnects = <&lpass_lpicx_noc MASTER_LPASS_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + memory-region = <&adspslpi_mem>, + <&q6_adsp_dtb_mem>; + + qcom,qmp = <&aoss_qmp>; + + qcom,smem-states = <&smp2p_adsp_out 0>; + qcom,smem-state-names = "stop"; + + status = "disabled"; + + glink-edge { + interrupts-extended = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP>; + + label = "lpass"; + qcom,remote-pid = <2>; + }; + }; + + remoteproc_cdsp: remoteproc@32300000 { + compatible = "qcom,x1e80100-cdsp-pas"; + reg = <0 0x32300000 0 0x1400000>; + + interrupts-extended = <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 3 IRQ_TYPE_EDGE_RISING>; + interrupt-names = "wdog", + "fatal", + "ready", + "handover", + "stop-ack"; + + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "xo"; + + power-domains = <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_NSP>; + power-domain-names = "cx", + "mxc", + "nsp"; + + interconnects = <&nsp_noc MASTER_CDSP_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + memory-region = <&cdsp_mem>, + <&q6_cdsp_dtb_mem>; + + qcom,qmp = <&aoss_qmp>; + + qcom,smem-states = <&smp2p_cdsp_out 0>; + qcom,smem-state-names = "stop"; + + status = "disabled"; + + glink-edge { + interrupts-extended = <&ipcc IPCC_CLIENT_CDSP + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes = <&ipcc IPCC_CLIENT_CDSP + IPCC_MPROC_SIGNAL_GLINK_QMP>; + + label = "cdsp"; + qcom,remote-pid = <5>; + }; + }; }; timer { From patchwork Tue Jan 23 11:01:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527242 Received: from mail-lj1-f173.google.com (mail-lj1-f173.google.com [209.85.208.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D8E215DF03 for ; Tue, 23 Jan 2024 11:02:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007722; cv=none; b=YnD/Cg9MuIlBHFk0PdwX2G9sLivIA0AtYvCeqvXAGNyr5YPoGbRIdBsEY6S0iBIKmmjlF+w7Nyo1S/WyAxk+k4AW5qB6/e1/1AkxyhiydX9u510p9aFI7K3Xk5uAJsi3n9EPLRxm1OMlNdXFhG9eDpIAEiH37o6IIZXnDqmWcY8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007722; c=relaxed/simple; bh=HYLSQEPjLTHsLCOtnQWyK+73kxtr4D0UNDKvnORfl+E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Jby+prl4mXea9t5qbZKaeye+O3S0s7r1iTNo9+l1WNIpioUPCsSElcXJcEBWvb7ipS3jG8wmZdDy49OPawvbNuwtmLLJrbUjbg8U5N4xclg0jf9B2IqnOtKKnM6OKPp81MjTPEX5Vq/DTdiiMQfSnMuhGv8c4PufP0X5H2ohGLo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xqN4FL+j; arc=none smtp.client-ip=209.85.208.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xqN4FL+j" Received: by mail-lj1-f173.google.com with SMTP id 38308e7fff4ca-2cd0d05838fso49171081fa.1 for ; Tue, 23 Jan 2024 03:02:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007719; x=1706612519; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=o5WaaYgxPRIpa+cm/eww9pybjfHe8k/X9h+aDZZrfgU=; b=xqN4FL+jMpBccicp9Zrckl8XvKDzeuQ+ITxk8cfPsBdCSbDsC8LTBPs3yKIEcjIxH7 uAcN00lKvmxAOj1nopAOchWCHeJ3uP8nStJRlb9MPinEPL8cqOFTH9Jei63RlctONThP HHunZ4SzPuqS4Xc9svj49B9DCMjyHUyD5tGFfVb5tvhxw13MPWPZ2jrQkI4XF7aaB8N2 w/uYMwkmey6+mi4+Tj/2Z/T6U7C9r3/FCwR67GDB6rcLRsGn6ss/ysGUCaUq49BX2PsD 8ktbMotXrhGn6HFWhUDQsa+izjVLbxJOypNowLEEKvYrkbna2KBjUqNtXxPoVMCI7OWC MeGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007719; x=1706612519; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o5WaaYgxPRIpa+cm/eww9pybjfHe8k/X9h+aDZZrfgU=; b=AbIBrE4QKKg9XI9RC5xrQQ22VCfaewGOMMKFPNVtdHWLRglTViOyoA5EbtVfywg6bF w+3kQlPeitH1/iTVISNHd6M+3KUZMDvWUIaXczWgDIgT8vHmf9RoMEjUbOxOjpTyy2b+ VAknkSpZ1wRwA5AZcsBKAX9IhxoYz5kLYlyQXXAFQIBDklQdPu3pB9sorlrlwjhiZds3 LSuPaBxwrdVTdNqlRq7+IL4lKZLiJS6MG7MFMd2Vo6QHEGSEBMUsk/fs7+BkDMYCXJpW uSMijMebqsg0s0PJzGiN5cR4wPwW9ZEKVccX//YBbHVsmA6te6JGamMBGjAz+1SHkJtR 5wYA== X-Gm-Message-State: AOJu0YxGpv+AAX6MvDcRvA69HIj5jAPw7+r4UPwLafq6yo0N/dHjq8iH 1I4JA7m76Q2cvWVu8wstw39S2zEayblXv7ehx2v3Xyz+cQkxXwNATUo0EtzwLc0= X-Google-Smtp-Source: AGHT+IHKtsCaNsXkr0/tQMWsX/YIjmclB/2S7p4pxJCHCYv0uC6mvmDekFPR/rTwXEy/d0NP9HW0zA== X-Received: by 2002:a05:651c:1037:b0:2cf:15ec:b68b with SMTP id w23-20020a05651c103700b002cf15ecb68bmr280112ljm.95.1706007718751; Tue, 23 Jan 2024 03:01:58 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:58 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:19 +0200 Subject: [PATCH v4 05/11] arm64: dts: qcom: x1e80100: Add TCSR node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-5-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=878; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=HYLSQEPjLTHsLCOtnQWyK+73kxtr4D0UNDKvnORfl+E=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yWIFLURlTkCS0NDMhAha55dDELUlApp8GSv UzFxRaGvTOJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+clgAKCRAbX0TJAJUV VpnLD/sHE0/psYj/Qs8B/z+9sUSjEoh3aTgjIhEhyYs6ZxYiKmdmB+5uK2LNRgtElLfJEWLYBR/ RfuDwVDlrO9yseXDzp1JKY3eHoSSq9A5U/tiaDHu0OH9FzmPqAX2SAY9fe+IYLGTg3RBrhi3HjN hGavqjuNWzwR9oAdJCPlCRJ4kFXMZJcQTJJ/EJWy5sTYk60kDplCCvHzeI/Q4aHBg9w3HLLlU7z QvWE41uVIRPwmZCEhgPDlIGBruUS67qaAqSo0gIYpCTuu5ysV2FoIdXvHocPdFd64Kmf+cWIdn6 VD+hsFZrBzYHDfc6r/PF8csIdfDz3Tgmaw7YyckZqy+66qxtwCjmDbcSMdB+CUMcEjBb5OJIwVi aVOqtUUObMJMLitEOLTeY7Rwj4NozAXqQ+nmKWGQiJJlok8TQTOakdfnQjJNz60HOi+CUQjHla0 jRj/eNftZj5A9HsPT6Zm5kMxTVKiVxGlSTYHI70O8FicHhm/26OIBZmoBY/baFvLKDOkhgnmi5k WXai4pBx1iC4DDBCXyGSAbmGd5Op1lhZtZkJNA6jXyK5Vrm5C0f4yJE7JkNFTtFua1wAxMBiD1h O1k1m6pUKrVD31sJOj9KTZvTjZ9zSz3Fk6tiHm9ue15Foi9CidlUZygWfcRCxdktprTHEFHQVLI 3ZXy5CUIASnTc9g== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add the TCSR clock controller and halt register space node. Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index be69e71b7f53..2b6c55a486b2 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -2606,6 +2606,14 @@ tcsr_mutex: hwlock@1f40000 { #hwlock-cells = <1>; }; + tcsr: clock-controller@1fc0000 { + compatible = "qcom,x1e80100-tcsr", "syscon"; + reg = <0 0x01fc0000 0 0x30000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + gem_noc: interconnect@26400000 { compatible = "qcom,x1e80100-gem-noc"; reg = <0 0x26400000 0 0x311200>; From patchwork Tue Jan 23 11:01:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527243 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D18AA5DF2A for ; Tue, 23 Jan 2024 11:02:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007723; cv=none; b=cTRqh28KHuhr3Rq2G4/SnEEoHduooUnjxlNJ3/CzgDcAta6fqiIy9fo3orQfe8tO1wvpKiMgFFCotucBZ6rIyXazPgR9Ih/hPmN5H0rq9XVX+Ujtz8NpLT2Yb+/Io1vacoK1jwn9YdGe2oJ2r9AwPrFMC96gh4sR1H909vrgfIo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007723; c=relaxed/simple; bh=vErKlrWaDPwNtgEaFdHdpG+FQBhi9+wO94U1qfuxpyQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iOFEYJ6dgFVxvieVX9hbB63mDTWPyza9Y/DqOCKct7XtJvtBS3UM2ImxsrAz0XsoLUdpUG9z9Jsw3wgHPZgYNhps+t6EOCSNdyk8d2zcicRulXfryYJQbip3yqBpiX9lwHqXwirKI9lSJv7c9COmMaxAIzHduixT2AtZbdiqfAU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=eoIuT5CC; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="eoIuT5CC" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-55a539d205aso4452751a12.3 for ; Tue, 23 Jan 2024 03:02:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007720; x=1706612520; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=uTy2AXVcHHnDzH2zDwiwWjIULS3zlhntooUMg2ylCDo=; b=eoIuT5CCZgNp+9HhDpy9He3GLEeVW55eNmaj174SIDFBylp5g8o3xndG+pc8Or7UIn gZHFs06Zz19VsqGIDpGSGcAIAMb5MK+NcrT+89HK0fDhkgptYsnfsjPoK/tX9eFb/6xT gFb/1RVdSJycxdAAGe5fBCPto6V0Uzjp+zaaZvXJcoPT7/htuZ4/JdqFCiRmdjgNthvr 40L52dDkhqsDjBhvI8H7jbMhQTXRfH7m91GQSNmnTY3NoxsWfhBkJBiRogSoa+a/bZVo QOQ2KJ8MLxK2PjMcwXTYGce2q1qwbFPXrV+oK4D2KxTy+QojQ03ZfGKevHceVCglw4u/ wX0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007720; x=1706612520; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uTy2AXVcHHnDzH2zDwiwWjIULS3zlhntooUMg2ylCDo=; b=k6hKhdJVLYadAxAmjVoWE8wsBUzZylzI1TBdVzERP2kpcA8aTiOjEJG0+P+JXd4G8R auC8/A+eAhefnvJsQ0fXdsHOFPMgGdS/qh/1vlBMJzcwQr4rZxIveeJYufQ1Zfv3Anua OF+BbmY3Qqmq+DxHgV/kJv5qNzFFP8HUQYDOh9fncPAUwbfzgTi7ABzQhWyBVTWz2yp+ Nn312VeJ4P6geKOnQ5RPra6Ro5xgOHeH3mMLGMKxpu/pmkhp+naWpW6g5NGtqjfvuKZp Z+/TFZT/yOByfDu+uiclq0HYlfaZPmFvLCn6HiQmjZduiVZzBk2fmqIm2TVIqdFUUm4S Q6vA== X-Gm-Message-State: AOJu0YzTuLcpZ+JV7/1IZWpfW7BIz2UbJ1IZO/q+D1tmvMehld5YW/p6 FZVTBsJoy7tbPKaxPVtYTMDLMnyAPgtjJNzli7W8q9iHLpY26dd7TpjaHaMfrt0= X-Google-Smtp-Source: AGHT+IHlsFWr0I4L3TW9e9ZJiZ7T/Yuc1tGfKBaomON8DUWmGWSlJAidX1DS8iB8CUjiaKIzcH0buQ== X-Received: by 2002:aa7:df13:0:b0:555:2b97:3f57 with SMTP id c19-20020aa7df13000000b005552b973f57mr781356edy.84.1706007720020; Tue, 23 Jan 2024 03:02:00 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.01.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:01:59 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:20 +0200 Subject: [PATCH v4 06/11] arm64: dts: qcom: x1e80100: Add USB nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-6-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=14158; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=vErKlrWaDPwNtgEaFdHdpG+FQBhi9+wO94U1qfuxpyQ=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yX4sCxm95uuEFOPKgh3ilY2ZRuz2xr2TLqM j2wNpJYmwOJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+clwAKCRAbX0TJAJUV VhtuD/91dITs7lNXuD9apwri4++GQvkOpcbA7K7Jah48Q+1nKqXeoXod3om9Zjwn/NdNzbOORu2 /qIjFFOHcpW3ITp3qOjspbfhjraNdyJdKRQ63fCGWTcAEl37SKYhYZLd9bD8ofFTzO1oXWbgIdk h+9o1gNDzC9dVU9vDba4JL0oBFjbIQa4qiQFP5xUBDpU44+tQV5gwzMvgrHuzCVxPpwJgByIbVX tV+HYMR+aGQRsz5nAdQUJYeLxSLV6KPw4ppdn/x3gM+kpZRitZvxaZ+OvW/2ZfZ7dmDS6bn5/Am 0gCSnzjxACmAPcQQ5UBrS7caUOXCX4xlS+XVBs1pLcgzn7cBwXxGOtgq0d35d8mwOK4zPIHu4t2 qPBHIzTTObJxcudI8UtEfBku7FEQczdage+orWfbtiq24OrnvWd2rpEC1q/GFFd77XEkDkR2UUR MK85suD4La21iD/WU733JKdkHAh5IZ5Q12BZd/Iz29VfLmiKJsIsY7YIMBT0jbqiSk1qpwlUWYg +NIZ5yuCgDCIlslZkuR7fq6KOq0FuAU6oIfYhNW1spJc+5L4ZYgV9q30Z5urJe9Ny+OD9yjVXWh 9zMWCA4C1ix6LFLyBYAVd1tU1n7ghYpfShMVIz9rw2wQWoK/S8mSW0bz8NO6IZ9EzBnFhQ/T6T+ TKzH7snbVifSqAg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add nodes for all USB controllers and their PHYs for X1E80100 platform. Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Co-developed-by: Rajendra Nayak Signed-off-by: Rajendra Nayak Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 435 ++++++++++++++++++++++++++++++++- 1 file changed, 432 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 2b6c55a486b2..593ead89706c 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5,11 +5,13 @@ #include #include +#include #include #include #include #include #include +#include #include #include #include @@ -734,9 +736,9 @@ gcc: clock-controller@100000 { <0>, <0>, <0>, - <0>, - <0>, - <0>; + <&usb_1_ss0_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, + <&usb_1_ss1_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, + <&usb_1_ss2_qmpphy QMP_USB43DP_USB3_PIPE_CLK>; power-domains = <&rpmhpd RPMHPD_CX>; #clock-cells = <1>; @@ -2492,6 +2494,126 @@ &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, }; }; + usb_1_ss0_hsphy: phy@fd3000 { + compatible = "qcom,x1e80100-snps-eusb2-phy", + "qcom,sm8550-snps-eusb2-phy"; + reg = <0 0x00fd3000 0 0x154>; + #phy-cells = <0>; + + clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; + clock-names = "ref"; + + resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>; + + status = "disabled"; + }; + + usb_1_ss0_qmpphy: phy@fd5000 { + compatible = "qcom,x1e80100-qmp-usb3-dp-phy"; + reg = <0 0x00fd5000 0 0x4000>; + + clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>; + clock-names = "aux", + "ref", + "com_aux", + "usb3_pipe"; + + power-domains = <&gcc GCC_USB_0_PHY_GDSC>; + + resets = <&gcc GCC_USB3_PHY_PRIM_BCR>, + <&gcc GCC_USB4_0_DP0_PHY_PRIM_BCR>; + reset-names = "phy", + "common"; + + #clock-cells = <1>; + #phy-cells = <1>; + + status = "disabled"; + }; + + usb_1_ss1_hsphy: phy@fd9000 { + compatible = "qcom,x1e80100-snps-eusb2-phy", + "qcom,sm8550-snps-eusb2-phy"; + reg = <0 0x00fd9000 0 0x154>; + #phy-cells = <0>; + + clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; + clock-names = "ref"; + + resets = <&gcc GCC_QUSB2PHY_SEC_BCR>; + + status = "disabled"; + }; + + usb_1_ss1_qmpphy: phy@fda000 { + compatible = "qcom,x1e80100-qmp-usb3-dp-phy"; + reg = <0 0x00fda000 0 0x4000>; + + clocks = <&gcc GCC_USB3_SEC_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_SEC_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>; + clock-names = "aux", + "ref", + "com_aux", + "usb3_pipe"; + + power-domains = <&gcc GCC_USB_1_PHY_GDSC>; + + resets = <&gcc GCC_USB3_PHY_SEC_BCR>, + <&gcc GCC_USB4_1_DP0_PHY_SEC_BCR>; + reset-names = "phy", + "common"; + + #clock-cells = <1>; + #phy-cells = <1>; + + status = "disabled"; + }; + + usb_1_ss2_hsphy: phy@fde000 { + compatible = "qcom,x1e80100-snps-eusb2-phy", + "qcom,sm8550-snps-eusb2-phy"; + reg = <0 0x00fde000 0 0x154>; + #phy-cells = <0>; + + clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; + clock-names = "ref"; + + resets = <&gcc GCC_QUSB2PHY_TERT_BCR>; + + status = "disabled"; + }; + + usb_1_ss2_qmpphy: phy@fdf000 { + compatible = "qcom,x1e80100-qmp-usb3-dp-phy"; + reg = <0 0x00fdf000 0 0x4000>; + + clocks = <&gcc GCC_USB3_TERT_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_TERT_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_TERT_PHY_PIPE_CLK>; + clock-names = "aux", + "ref", + "com_aux", + "usb3_pipe"; + + power-domains = <&gcc GCC_USB_2_PHY_GDSC>; + + resets = <&gcc GCC_USB3_PHY_TERT_BCR>, + <&gcc GCC_USB4_2_DP0_PHY_TERT_BCR>; + reset-names = "phy", + "common"; + + #clock-cells = <1>; + #phy-cells = <1>; + + status = "disabled"; + }; + cnoc_main: interconnect@1500000 { compatible = "qcom,x1e80100-cnoc-main"; reg = <0 0x1500000 0 0x14400>; @@ -2659,6 +2781,313 @@ lpass_lpicx_noc: interconnect@7430000 { #interconnect-cells = <2>; }; + usb_2_hsphy: phy@88e0000 { + compatible = "qcom,x1e80100-snps-eusb2-phy", + "qcom,sm8550-snps-eusb2-phy"; + reg = <0 0x088e0000 0 0x154>; + #phy-cells = <0>; + + clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; + clock-names = "ref"; + + resets = <&gcc GCC_QUSB2PHY_USB20_HS_BCR>; + + status = "disabled"; + }; + + usb_1_ss2: usb@a0f8800 { + compatible = "qcom,x1e80100-dwc3", "qcom,dwc3"; + reg = <0 0x0a0f8800 0 0x400>; + + clocks = <&gcc GCC_CFG_NOC_USB3_TERT_AXI_CLK>, + <&gcc GCC_USB30_TERT_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_TERT_AXI_CLK>, + <&gcc GCC_USB30_TERT_SLEEP_CLK>, + <&gcc GCC_USB30_TERT_MOCK_UTMI_CLK>, + <&gcc GCC_AGGRE_USB_NOC_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_USB_NORTH_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_USB_SOUTH_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB_AXI_CLK>; + clock-names = "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr", + "noc_aggr_north", + "noc_aggr_south", + "noc_sys"; + + assigned-clocks = <&gcc GCC_USB30_TERT_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_TERT_MASTER_CLK>; + assigned-clock-rates = <19200000>, + <200000000>; + + interrupts-extended = <&intc GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 57 IRQ_TYPE_EDGE_BOTH>, + <&pdc 58 IRQ_TYPE_EDGE_BOTH>, + <&pdc 10 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "pwr_event", + "dm_hs_phy_irq", + "dp_hs_phy_irq", + "ss_phy_irq"; + + power-domains = <&gcc GCC_USB30_TERT_GDSC>; + required-opps = <&rpmhpd_opp_nom>; + + resets = <&gcc GCC_USB30_TERT_BCR>; + + interconnects = <&usb_south_anoc MASTER_USB3_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_USB3_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "usb-ddr", + "apps-usb"; + + wakeup-source; + + #address-cells = <2>; + #size-cells = <2>; + ranges; + + status = "disabled"; + + usb_1_ss2_dwc3: usb@a000000 { + compatible = "snps,dwc3"; + reg = <0 0x0a000000 0 0xcd00>; + interrupts = ; + iommus = <&apps_smmu 0x14a0 0x0>; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + snps,usb3_lpm_capable; + phys = <&usb_1_ss2_hsphy>, + <&usb_1_ss2_qmpphy QMP_USB43DP_USB3_PHY>; + phy-names = "usb2-phy", + "usb3-phy"; + + port { + usb_1_ss2_role_switch: endpoint { + }; + }; + }; + }; + + usb_2: usb@a2f8800 { + compatible = "qcom,x1e80100-dwc3", "qcom,dwc3"; + reg = <0 0x0a2f8800 0 0x400>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + clocks = <&gcc GCC_CFG_NOC_USB2_PRIM_AXI_CLK>, + <&gcc GCC_USB20_MASTER_CLK>, + <&gcc GCC_AGGRE_USB2_PRIM_AXI_CLK>, + <&gcc GCC_USB20_SLEEP_CLK>, + <&gcc GCC_USB20_MOCK_UTMI_CLK>, + <&gcc GCC_AGGRE_USB_NOC_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_USB_NORTH_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_USB_SOUTH_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB_AXI_CLK>; + clock-names = "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr", + "noc_aggr_north", + "noc_aggr_south", + "noc_sys"; + + assigned-clocks = <&gcc GCC_USB20_MOCK_UTMI_CLK>, + <&gcc GCC_USB20_MASTER_CLK>; + assigned-clock-rates = <19200000>, <200000000>; + + interrupts-extended = <&intc GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 50 IRQ_TYPE_EDGE_BOTH>, + <&pdc 49 IRQ_TYPE_EDGE_BOTH>; + interrupt-names = "pwr_event", + "dp_hs_phy_irq", + "dm_hs_phy_irq"; + + power-domains = <&gcc GCC_USB20_PRIM_GDSC>; + required-opps = <&rpmhpd_opp_nom>; + + resets = <&gcc GCC_USB20_PRIM_BCR>; + + interconnects = <&usb_north_anoc MASTER_USB2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_USB2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "usb-ddr", + "apps-usb"; + + wakeup-source; + + status = "disabled"; + + usb_2_dwc3: usb@a200000 { + compatible = "snps,dwc3"; + reg = <0 0x0a200000 0 0xcd00>; + interrupts = ; + iommus = <&apps_smmu 0x14e0 0x0>; + phys = <&usb_2_hsphy>; + phy-names = "usb2-phy"; + maximum-speed = "high-speed"; + + port { + usb_2_role_switch: endpoint { + }; + }; + }; + }; + + usb_1_ss0: usb@a6f8800 { + compatible = "qcom,x1e80100-dwc3", "qcom,dwc3"; + reg = <0 0x0a6f8800 0 0x400>; + + clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_SLEEP_CLK>, + <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_AGGRE_USB_NOC_AXI_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_NORTH_AHB_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_SOUTH_AHB_CLK>, + <&gcc GCC_SYS_NOC_USB_AXI_CLK>; + clock-names = "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr", + "noc_aggr_north", + "noc_aggr_south", + "noc_sys"; + + assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>; + assigned-clock-rates = <19200000>, + <200000000>; + + interrupts-extended = <&intc GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 15 IRQ_TYPE_EDGE_BOTH>, + <&pdc 61 IRQ_TYPE_EDGE_BOTH>, + <&pdc 17 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "pwr_event", + "dm_hs_phy_irq", + "dp_hs_phy_irq", + "ss_phy_irq"; + + power-domains = <&gcc GCC_USB30_PRIM_GDSC>; + required-opps = <&rpmhpd_opp_nom>; + + resets = <&gcc GCC_USB30_PRIM_BCR>; + + wakeup-source; + + #address-cells = <2>; + #size-cells = <2>; + ranges; + + status = "disabled"; + + usb_1_ss0_dwc3: usb@a600000 { + compatible = "snps,dwc3"; + reg = <0 0x0a600000 0 0xcd00>; + interrupts = ; + iommus = <&apps_smmu 0x1420 0x0>; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + snps,usb3_lpm_capable; + phys = <&usb_1_ss0_hsphy>, + <&usb_1_ss0_qmpphy QMP_USB43DP_USB3_PHY>; + phy-names = "usb2-phy", + "usb3-phy"; + + port { + usb_1_ss0_role_switch: endpoint { + }; + }; + }; + }; + + usb_1_ss1: usb@a8f8800 { + compatible = "qcom,x1e80100-dwc3", "qcom,dwc3"; + reg = <0 0x0a8f8800 0 0x400>; + + clocks = <&gcc GCC_CFG_NOC_USB3_SEC_AXI_CLK>, + <&gcc GCC_USB30_SEC_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>, + <&gcc GCC_USB30_SEC_SLEEP_CLK>, + <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>, + <&gcc GCC_AGGRE_USB_NOC_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_USB_NORTH_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_USB_SOUTH_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB_AXI_CLK>; + clock-names = "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr", + "noc_aggr_north", + "noc_aggr_south", + "noc_sys"; + + assigned-clocks = <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_SEC_MASTER_CLK>; + assigned-clock-rates = <19200000>, + <200000000>; + + interrupts-extended = <&intc GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 11 IRQ_TYPE_EDGE_BOTH>, + <&pdc 60 IRQ_TYPE_EDGE_BOTH>, + <&pdc 47 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "pwr_event", + "dm_hs_phy_irq", + "dp_hs_phy_irq", + "ss_phy_irq"; + + power-domains = <&gcc GCC_USB30_SEC_GDSC>; + required-opps = <&rpmhpd_opp_nom>; + + resets = <&gcc GCC_USB30_SEC_BCR>; + + interconnects = <&usb_south_anoc MASTER_USB3_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_USB3_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "usb-ddr", + "apps-usb"; + + wakeup-source; + + #address-cells = <2>; + #size-cells = <2>; + ranges; + + status = "disabled"; + + usb_1_ss1_dwc3: usb@a800000 { + compatible = "snps,dwc3"; + reg = <0 0x0a800000 0 0xcd00>; + interrupts = ; + iommus = <&apps_smmu 0x1460 0x0>; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + snps,usb3_lpm_capable; + phys = <&usb_1_ss1_hsphy>, + <&usb_1_ss1_qmpphy QMP_USB43DP_USB3_PHY>; + phy-names = "usb2-phy", + "usb3-phy"; + + port { + usb_1_ss1_role_switch: endpoint { + }; + }; + }; + }; + pdc: interrupt-controller@b220000 { compatible = "qcom,x1e80100-pdc", "qcom,pdc"; reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>; From patchwork Tue Jan 23 11:01:21 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527244 Received: from mail-lj1-f172.google.com (mail-lj1-f172.google.com [209.85.208.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47C965EE7F for ; Tue, 23 Jan 2024 11:02:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007725; cv=none; b=pxyLy0x/DRWuh/0XN77AhxhmMi1BRCGMRW1WxjwJKFTh0jSFa8s6rPwP+KiSqgBBcj3qTZSrmacOLkA7aBjHd8eaCpHRNltc5OLYd9ilNyloWl/vl5RedlltESNCreVnfAFL955OnCn3AlaxU1OMz16i/xB4sJlU1yYoJprSnHI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007725; c=relaxed/simple; bh=WlZvSg3g3+iUx/DPLfURhwayOBYwD3zvIJuIBzwYn0s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mwUzx52BwtodMAtCJAPBtykCpUgnyEqpUGspNjWGvB6GYVM8pw+G22noO7+43+qCEcF/ZEwSca8OoBuxxNEiQvbuO5XHznFMupvUXsXH8XCXBFFM+SOM8X2hGU9lfc0TDrOTJ1x8qia156QsxcjdSAuHlO41C08XIWESVWqpd10= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RSEvoXXI; arc=none smtp.client-ip=209.85.208.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RSEvoXXI" Received: by mail-lj1-f172.google.com with SMTP id 38308e7fff4ca-2cf0e9f76b4so6966761fa.1 for ; Tue, 23 Jan 2024 03:02:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007721; x=1706612521; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=V+9F6d8+D/FNREDWF9KdEDYyK4C36rn452C58aRuJso=; b=RSEvoXXIcx97rlDU9WfpNxTLSfWBJor24+fFD7zJlPTGsQ9a4XQOO3yqjNgBtkDRZM KN+Esha3rpVrYIGA5QL+C8KLJuxLWM4JJuncr0T1vxKPTAwfgqyntesCWcLU6jCxTN+J ZyugizOCDTOMc0ezp5I1mwCTjfA2W/2lviL8VMdm9b5kkIMia0YFVH5wkDaju8/i7CwD 955qDfrmNVOH9TvanfNWkZB66RUMfSdIwJbyNdv7qKF2r90oH/HauAOhrTopbTSOXM7F BxAMfD2vahhQTt49GoZbH4OJYAhZgGviIYaPZ32YuE7YGUq7Idc0qbZ1sLnd0b5PtGEV r3PA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007721; x=1706612521; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=V+9F6d8+D/FNREDWF9KdEDYyK4C36rn452C58aRuJso=; b=Sy8UyjXOmTf7t+O9OnkPqvx8JThm87p6rNUS4KOQHfk8ycn+RU5iCB3cBmJkzUQh4E 9XAJHA2zdsMk+YV+DenQ6mzHlvDGRfHVuIuL/izIuKG27fwgnqpCoH4EuRwfXONl0Wh6 +D27VvyZgIsGDeyPl85h9DHH7F2Q6z6xfYOY0aCRFNkkqnIiiMTp2v20pVyqfiCjmPjx C9Snf14fhDRxVlaQqpThyU5kYvp4jNxTGiDdRbsUYudPJMIeki8pzToIcHN4Yz23a97l UFu0EuyU2jFMqSbo0Z5LKaJZIts2QO/4IPFV0Re9iIAS+2+/6nzy19LolxAlkllO4mH5 Glng== X-Gm-Message-State: AOJu0YyXUkRTMjo5PnE9GmxU1VBz/K0XJ0OonZ2u9Wf8e3xGyBdtRfai AKXAmiNlnxuiD/JH6PDS7Nzlra1GwxF3zEqxJRerSLd/lrGeJVinPIlOcg6pTfc= X-Google-Smtp-Source: AGHT+IEGhj76EYbP4+YfgDx6nvq51t54qA+1iJqherEfwdpyzwBoDWz59sqP21kDew2Sn4KFLWv9dg== X-Received: by 2002:a2e:930b:0:b0:2cd:463f:2c35 with SMTP id e11-20020a2e930b000000b002cd463f2c35mr1128267ljh.66.1706007721264; Tue, 23 Jan 2024 03:02:01 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.02.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:02:00 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:21 +0200 Subject: [PATCH v4 07/11] arm64: dts: qcom: x1e80100: Add PCIe nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-7-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=7289; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=WlZvSg3g3+iUx/DPLfURhwayOBYwD3zvIJuIBzwYn0s=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yYwX0bnfrJ15hIMuAZV2TBtEj7Az0OkixHz 613D0ffCYuJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+cmAAKCRAbX0TJAJUV Vms5D/4mYJ9EzAERiOvRBboaobNyCisSdGEVk5+r2nQsatIuIHOV52Fm11SCf+FJpyL3BMi0/gv 52It5uv+uq4KyhK3BGJ+gxIzL3W2Ol7KPRWAVfW7Mc7OV+Kyu3F+cFAeIrhBEIhsZ51coNe7iR0 XNPMVKm1pYKafa41Z1bXtHmeIRd/nFsTKmJcpR3UMyalgSCD7BWVYxCD1xggZyYWm20ORaEDaaP XHzZ3yKcoOX7ynDwiWjvbZ+Vx4uK62TYO1GsmuxqPIWkDdAu0rclsImgCCI6GX+RUDZ5phGeENu tT3SMcFHNefsyADOtxnhvYgqsmsT+mOJPR7IpMlk293Dq7ES7LFsRmz+G7JIjKcgtmhU74UQ4JJ kx4XAeqJByvePSSwwON70XgwB87G1e8XWTu1w5DnoZnDQgz47vxbVFJt8oxKgAWQPvqIHa8TBh5 m8oO67Q3FgCGfnGo2gjQ2pYons93vWcOdk7sL40fOdUMXBNs7PA/p4+zZDIis/jDvHWNfyUytA4 4SghnWm1PL1MSgs0Or/uiA74agb45Up+U61fsBcdfg5uDz7h0cOnWjVPGX9gbA+MYZ9UUcbXQAc KDiaPYPwCVSuCvBvprhV3qi+1BpYSShS9IIRZkTDHWBOxeeylg3tcCCEy7S452r7S50DG7v93i4 K6+vvg0N98+OIqA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add nodes for PCIe 4 and 6 controllers and their PHYs for X1E80100 platform. Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Co-developed-by: Rajendra Nayak Signed-off-by: Rajendra Nayak Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 214 ++++++++++++++++++++++++++++++++- 1 file changed, 212 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 593ead89706c..e8d2ea2b26ed 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -732,9 +732,9 @@ gcc: clock-controller@100000 { clocks = <&bi_tcxo_div2>, <&sleep_clk>, <0>, + <&pcie4_phy>, <0>, - <0>, - <0>, + <&pcie6a_phy>, <0>, <&usb_1_ss0_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, <&usb_1_ss1_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, @@ -2722,6 +2722,216 @@ mmss_noc: interconnect@1780000 { #interconnect-cells = <2>; }; + pcie6a: pci@1bf8000 { + device_type = "pci"; + compatible = "qcom,pcie-x1e80100"; + reg = <0 0x01bf8000 0 0x3000>, + <0 0x70000000 0 0xf1d>, + <0 0x70000f20 0 0xa8>, + <0 0x70001000 0 0x1000>, + <0 0x70100000 0 0x100000>; + reg-names = "parf", + "dbi", + "elbi", + "atu", + "config"; + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x01000000 0 0x00000000 0 0x70200000 0 0x100000>, + <0x02000000 0 0x70300000 0 0x70300000 0 0x3d00000>; + bus-range = <0 0xff>; + + dma-coherent; + + linux,pci-domain = <7>; + num-lanes = <2>; + + interrupts = ; + interrupt-names = "msi"; + + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc 0 0 0 843 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 0 844 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 0 845 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 0 772 IRQ_TYPE_LEVEL_HIGH>; + + clocks = <&gcc GCC_PCIE_6A_AUX_CLK>, + <&gcc GCC_PCIE_6A_CFG_AHB_CLK>, + <&gcc GCC_PCIE_6A_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_6A_SLV_AXI_CLK>, + <&gcc GCC_PCIE_6A_SLV_Q2A_AXI_CLK>, + <&gcc GCC_CNOC_PCIE_SOUTH_SF_AXI_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "noc_aggr_south_sf"; + + assigned-clocks = <&gcc GCC_PCIE_6A_AUX_CLK>; + assigned-clock-rates = <19200000>; + + interconnects = <&pcie_south_anoc MASTER_PCIE_6A QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &cnoc_main SLAVE_PCIE_6A QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "pcie-mem", + "cpu-pcie"; + + resets = <&gcc GCC_PCIE_6A_BCR>, + <&gcc GCC_PCIE_6A_LINK_DOWN_BCR>; + reset-names = "pci", + "link_down"; + + power-domains = <&gcc GCC_PCIE_6A_GDSC>; + + phys = <&pcie6a_phy>; + phy-names = "pciephy"; + + status = "disabled"; + }; + + pcie6a_phy: phy@1bfc000 { + compatible = "qcom,x1e80100-qmp-gen4x2-pcie-phy"; + reg = <0 0x01bfc000 0 0x2000>; + + clocks = <&gcc GCC_PCIE_6A_PHY_AUX_CLK>, + <&gcc GCC_PCIE_6A_CFG_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_PCIE_6A_PHY_RCHNG_CLK>, + <&gcc GCC_PCIE_6A_PIPE_CLK>; + clock-names = "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + resets = <&gcc GCC_PCIE_6A_PHY_BCR>, + <&gcc GCC_PCIE_6A_NOCSR_COM_PHY_BCR>; + reset-names = "phy", + "phy_nocsr"; + + assigned-clocks = <&gcc GCC_PCIE_6A_PHY_RCHNG_CLK>; + assigned-clock-rates = <100000000>; + + power-domains = <&gcc GCC_PCIE_6_PHY_GDSC>; + + #clock-cells = <0>; + clock-output-names = "pcie6a_pipe_clk"; + + #phy-cells = <0>; + + status = "disabled"; + }; + + pcie4: pci@1c08000 { + device_type = "pci"; + compatible = "qcom,pcie-x1e80100"; + reg = <0 0x01c08000 0 0x3000>, + <0 0x7c000000 0 0xf1d>, + <0 0x7c000f40 0 0xa8>, + <0 0x7c001000 0 0x1000>, + <0 0x7c100000 0 0x100000>, + <0 0x01c0b000 0 0x1000>; + reg-names = "parf", + "dbi", + "elbi", + "atu", + "config", + "mhi"; + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x01000000 0 0x00000000 0 0x7c200000 0 0x100000>, + <0x02000000 0 0x7c300000 0 0x7c300000 0 0x3d00000>; + bus-range = <0x00 0xff>; + + dma-coherent; + + linux,pci-domain = <5>; + num-lanes = <2>; + + interrupts = , + , + , + ; + interrupt-names = "msi0", + "msi1", + "msi2", + "msi3"; + + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + + clocks = <&gcc GCC_PCIE_4_AUX_CLK>, + <&gcc GCC_PCIE_4_CFG_AHB_CLK>, + <&gcc GCC_PCIE_4_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_4_SLV_AXI_CLK>, + <&gcc GCC_PCIE_4_SLV_Q2A_AXI_CLK>, + <&gcc GCC_CNOC_PCIE_NORTH_SF_AXI_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "noc_aggr_south_sf"; + + assigned-clocks = <&gcc GCC_PCIE_4_AUX_CLK>; + assigned-clock-rates = <19200000>; + + interconnects = <&pcie_south_anoc MASTER_PCIE_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &cnoc_main SLAVE_PCIE_4 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "pcie-mem", + "cpu-pcie"; + + resets = <&gcc GCC_PCIE_4_BCR>; + reset-names = "pci"; + + power-domains = <&gcc GCC_PCIE_4_GDSC>; + + phys = <&pcie4_phy>; + phy-names = "pciephy"; + + status = "disabled"; + }; + + pcie4_phy: phy@1c0e000 { + compatible = "qcom,x1e80100-qmp-gen3x2-pcie-phy"; + reg = <0 0x01c0e000 0 0x2000>; + + clocks = <&gcc GCC_PCIE_4_AUX_CLK>, + <&gcc GCC_PCIE_4_CFG_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_PCIE_4_PHY_RCHNG_CLK>, + <&gcc GCC_PCIE_4_PIPE_CLK>; + clock-names = "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + resets = <&gcc GCC_PCIE_4_PHY_BCR>; + reset-names = "phy"; + + assigned-clocks = <&gcc GCC_PCIE_4_PHY_RCHNG_CLK>; + assigned-clock-rates = <100000000>; + + power-domains = <&gcc GCC_PCIE_4_PHY_GDSC>; + + #clock-cells = <0>; + clock-output-names = "pcie4_pipe_clk"; + + #phy-cells = <0>; + + status = "disabled"; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0 0x01f40000 0 0x20000>; From patchwork Tue Jan 23 11:01:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527245 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2AD585EE91 for ; Tue, 23 Jan 2024 11:02:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007726; cv=none; b=plJkrDvu3BMl/vCPVtWVB02wx5NouZuYkmsUuoef+wwDhXd53YKjyzncIwXIvO8XAyo8rzk/pajB91W+0eIkO/eVfJDFuXNbMQM7AJV6SqilxZmIU9pFCnGy7WT2fvyCIYS9s+rOO/Ml69G82iNm1kDRKUmOt6c1nTEzSqk1Ffo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007726; c=relaxed/simple; bh=UmrR1QM+oTp3sfUZqHEs/5csrTyF2fQoxRBuZHcAZs0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=q/ksOwVHaU1GDCGqTMkjw7nolyVRCBXOkdi5/zxLVeiKsjX9CBZmoHnS/BHITWvME1lDg7T5IyMW+PIPB/rK3uzRqAD+4hcsPp+lwCIHBL6zhSIZL2AC3MEKcRTY4IuT9w2xj14Wp5OGwB2BOGpDFia74e05/YlgdrcRLl6848w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=v9A81Q9Y; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="v9A81Q9Y" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-558f523c072so4854188a12.2 for ; Tue, 23 Jan 2024 03:02:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007722; x=1706612522; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PVNvRBL7go2CSjmPDMeVbusb4MxAe78wmBjdD5hGnE8=; b=v9A81Q9Y2ncqOpj6vjbOvgQCGgT7sVj+8U6GbU/rfIp/8u5pz3XGkjFW6dIwmXSSLa 4NN+F8guzJk+FrScQi5s2L32HL/vALRgCZuqSLk6afuQMfZFeNNtxnquMZZzNG6385aG xj4Qu1iAh3r06JqCfmZCEojrRFOxXPtAbtkGThSHM9aHIOXOwJ6IjETJK19Fjquyq7k0 pIKX9PHpl6JKDlVpOBN5PNZ6D3mQdBVNzRufjnipnNx5UZckQu1zq/IMFHTS0HYno8uz +b1oesUiYXMjGIjmEO7eBxVl//1Tcllqgml3uP/YOeI6SuTliiFDHgUPvnTNfT5y2wXW WOZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007722; x=1706612522; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PVNvRBL7go2CSjmPDMeVbusb4MxAe78wmBjdD5hGnE8=; b=uPBVW0hp7IYjQRuhoCiSfaI0MUJ5aDKf39leDBKyivFaATizpRbgPD6VCFUcCIdPgE HburfWxxL5nILhjNhXu4mcxky7MQvo2R2yQunSKFE7pYUxB5xmfTKEYyy7NSSyUjnM3W /6NNS4Gr6xFPfhPYl4MfBmauKoenehL2xLG6O/h5+EP2xdFmimXgYyd415D8l8ZVMLax Pk8c8JHAJNJbIH18in7LzI9q45WEXd0M+dN5eF7OaCZTypdlbCdYe0C9ZUWvdTx4V2WE qHGjSlQr8VL7wLhbEbbllZCU8mT5d8WGG3fYg7ACo1n/DWYJjj4OkjRAd41845BAJM5h Ydow== X-Gm-Message-State: AOJu0YwCzqnr+p5fZSXAQA7/9NKK+xtLJHOzsyOCN2VrPa/z7KXZhZqV ItB0ZBZsk7FjheZXGmjaWk+4IfDsESM0y0HonRnezWc7Ejc9/BNG2rAfqIMPR6A= X-Google-Smtp-Source: AGHT+IFiEvFCW9Lz5cEfqkyw3eY037J3kpWmYzwA/+NqOKkbVtw4T4r3hYQvtg/ERIJxrAztmRFLGg== X-Received: by 2002:a50:99c1:0:b0:559:b955:c9bc with SMTP id n1-20020a5099c1000000b00559b955c9bcmr377434edb.75.1706007722538; Tue, 23 Jan 2024 03:02:02 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.02.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:02:02 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:22 +0200 Subject: [PATCH v4 08/11] arm64: dts: qcom: x1e80100: Add display nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-8-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=14260; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=UmrR1QM+oTp3sfUZqHEs/5csrTyF2fQoxRBuZHcAZs0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yZJjnt5kcvPGobFudObsN9Bzr1dMiCRoFYM p3VSiy/yWSJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+cmQAKCRAbX0TJAJUV Vm+3EACqlXs5rbsKqoGj+fQdi82YsG7HjhSkcHXjErLccqWUYPs/FvAffDlrRmc189IzlzjZbzd eb43SK17ETqXyzJAqo0tiQ7uNZ/c0fhYJbi+Vx/knGmX5O0EXZCfFnEYOABwFOxHu4xA9ej+6s4 WzanNCnq28PhFdcKgta0p8YiaSaRoObAU0lgdmr5CuSWFn8b6AXLvsx1Zngu47VU2jr4PR20RNd m63S2VMfFJERIwmd33Mxh/8m7hMKbX+jPMSpLqgom/w1288EYMbS5CrLwMOF4SKrDzdcmMUZEG/ a4DRRBNmr7HYqeMjh+epn4A0Eb4LQbBXpvyURQacqP28G1reLYKKSFLM7iPVHoR4JsVMqu80EHE 3iKA0Dus9a7YOOv4/s9Fvn+d+aQo7dNTdggescxbAxQkM0s2n8YaMmQTqEGYryARnasmlbDekP2 OtUCWgmMd7o7l71ZpZTg+466xl+vSY5F4rp3Sh/x9CjIh9+afXKhX2NbbucZWB++BNplzkwSUpE uzAkQw4Tr91Tqpp8a7eZFYKVrkMQBA3r4EKDtc+U6wr85sPJtwBRMyPG3xxuOAj0QbN9i7H4rOd skdF/lO6fFo49D7Ghq7LYerwpDn1bdAgCR9jgYTk2qVCcd1Vuyh8JN+cukonsm5tAwaJE94YYGi N1E6nXKP0PWf9pg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add the required nodes to support display on X1E80100. Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Co-developed-by: Rajendra Nayak Signed-off-by: Rajendra Nayak Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 518 +++++++++++++++++++++++++++++++++ 1 file changed, 518 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index e8d2ea2b26ed..247ff7a9e405 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -4,6 +4,7 @@ */ #include +#include #include #include #include @@ -3298,6 +3299,523 @@ usb_1_ss1_role_switch: endpoint { }; }; + mdss: display-subsystem@ae00000 { + compatible = "qcom,x1e80100-mdss"; + reg = <0 0x0ae00000 0 0x1000>; + reg-names = "mdss"; + + interrupts = ; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets = <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects = <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &gem_noc SLAVE_LLCC QCOM_ICC_TAG_ALWAYS>, + <&mc_virt MASTER_LLCC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "mdp0-mem", + "mdp1-mem"; + + power-domains = <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus = <&apps_smmu 0x1c00 0x2>; + + interrupt-controller; + #interrupt-cells = <1>; + + #address-cells = <2>; + #size-cells = <2>; + ranges; + + status = "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible = "qcom,x1e80100-dpu"; + reg = <0 0x0ae01000 0 0x8f000>, + <0 0x0aeb0000 0 0x2008>; + reg-names = "mdp", + "vbif"; + + interrupts-extended = <&mdss 0>; + + clocks = <&gcc GCC_DISP_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names = "bus", + "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + operating-points-v2 = <&mdp_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_intf0_out: endpoint { + remote-endpoint = <&mdss_dp0_in>; + }; + }; + + port@4 { + reg = <4>; + + mdss_intf4_out: endpoint { + remote-endpoint = <&mdss_dp1_in>; + }; + }; + + port@5 { + reg = <5>; + + mdss_intf5_out: endpoint { + remote-endpoint = <&mdss_dp3_in>; + }; + }; + + port@6 { + reg = <6>; + + mdss_intf6_out: endpoint { + remote-endpoint = <&mdss_dp2_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-325000000 { + opp-hz = /bits/ 64 <325000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-375000000 { + opp-hz = /bits/ 64 <375000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-514000000 { + opp-hz = /bits/ 64 <514000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz = /bits/ 64 <575000000>; + required-opps = <&rpmhpd_opp_nom_l1>; + }; + }; + }; + + mdss_dp0: displayport-controller@ae90000 { + compatible = "qcom,x1e80100-dp", "qcom,sm8350-dp"; + reg = <0 0xae90000 0 0x200>, + <0 0xae90200 0 0x200>, + <0 0xae90400 0 0x600>, + <0 0xae91000 0 0x400>, + <0 0xae91400 0 0x400>; + + interrupts-extended = <&mdss 12>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + assigned-clock-parents = <&usb_1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 = <&mdss_dp0_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&usb_1_ss0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dp0_in: endpoint { + remote-endpoint = <&mdss_intf0_out>; + }; + }; + + port@1 { + reg = <1>; + + mdss_dp0_out: endpoint { + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-160000000 { + opp-hz = /bits/ 64 <160000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp1: displayport-controller@ae98000 { + compatible = "qcom,x1e80100-dp", "qcom,sm8350-dp"; + reg = <0 0xae98000 0 0x200>, + <0 0xae98200 0 0x200>, + <0 0xae98400 0 0x600>, + <0 0xae99000 0 0x400>, + <0 0xae99400 0 0x400>; + + interrupts-extended = <&mdss 13>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; + assigned-clock-parents = <&usb_1_ss1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 = <&mdss_dp1_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&usb_1_ss1_qmpphy QMP_USB43DP_DP_PHY>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dp1_in: endpoint { + remote-endpoint = <&mdss_intf4_out>; + }; + }; + + port@1 { + reg = <1>; + + mdss_dp1_out: endpoint { + }; + }; + }; + + mdss_dp1_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-160000000 { + opp-hz = /bits/ 64 <160000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp2: displayport-controller@ae9a000 { + compatible = "qcom,x1e80100-dp", "qcom,sm8350-dp"; + reg = <0 0xae9a000 0 0x200>, + <0 0xae9a200 0 0x200>, + <0 0xae9a400 0 0x600>, + <0 0xae9b000 0 0x400>, + <0 0xae9b400 0 0x400>; + + interrupts-extended = <&mdss 14>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; + assigned-clock-parents = <&mdss_dp2_phy 0>, + <&mdss_dp2_phy 1>; + + operating-points-v2 = <&mdss_dp2_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&mdss_dp2_phy>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + mdss_dp2_in: endpoint { + remote-endpoint = <&mdss_intf6_out>; + }; + }; + + port@1 { + reg = <1>; + }; + }; + + mdss_dp2_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-160000000 { + opp-hz = /bits/ 64 <160000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp3: displayport-controller@aea0000 { + compatible = "qcom,x1e80100-dp", "qcom,sm8350-dp"; + reg = <0 0xaea0000 0 0x200>, + <0 0xaea0200 0 0x200>, + <0 0xaea0400 0 0x600>, + <0 0xaea1000 0 0x400>, + <0 0xaea1400 0 0x400>; + + interrupts-extended = <&mdss 15>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC>; + assigned-clock-parents = <&mdss_dp3_phy 0>, + <&mdss_dp3_phy 1>; + + operating-points-v2 = <&mdss_dp3_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&mdss_dp3_phy>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dp3_in: endpoint { + remote-endpoint = <&mdss_intf5_out>; + + link-frequencies = /bits/ 64 <8100000000>; + }; + }; + + port@1 { + reg = <1>; + }; + }; + + mdss_dp3_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-160000000 { + opp-hz = /bits/ 64 <160000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + }; + + mdss_dp2_phy: phy@aec2a00 { + compatible = "qcom,x1e80100-dp-phy"; + reg = <0 0x0aec2a00 0 0x19c>, + <0 0x0aec2200 0 0xec>, + <0 0x0aec2600 0 0xec>, + <0 0x0aec2000 0 0x1c8>; + + clocks = <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>; + clock-names = "aux", + "cfg_ahb"; + + power-domains = <&rpmhpd RPMHPD_MX>; + + #clock-cells = <1>; + #phy-cells = <0>; + + status = "disabled"; + }; + + mdss_dp3_phy: phy@aec5a00 { + compatible = "qcom,x1e80100-dp-phy"; + reg = <0 0x0aec5a00 0 0x19c>, + <0 0x0aec5200 0 0xec>, + <0 0x0aec5600 0 0xec>, + <0 0x0aec5000 0 0x1c8>; + + clocks = <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>; + clock-names = "aux", + "cfg_ahb"; + + power-domains = <&rpmhpd RPMHPD_MX>; + + #clock-cells = <1>; + #phy-cells = <0>; + + status = "disabled"; + }; + + dispcc: clock-controller@af00000 { + compatible = "qcom,x1e80100-dispcc"; + reg = <0 0x0af00000 0 0x20000>; + clocks = <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <0>, /* dsi0 */ + <0>, + <0>, /* dsi1 */ + <0>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp0 */ + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_ss1_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp1 */ + <&usb_1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&mdss_dp2_phy 0>, /* dp2 */ + <&mdss_dp2_phy 1>, + <&mdss_dp3_phy 0>, /* dp3 */ + <&mdss_dp3_phy 1>; + power-domains = <&rpmhpd RPMHPD_MMCX>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + pdc: interrupt-controller@b220000 { compatible = "qcom,x1e80100-pdc", "qcom,pdc"; reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>; From patchwork Tue Jan 23 11:01:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527246 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A15B55F553 for ; Tue, 23 Jan 2024 11:02:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007727; cv=none; b=ShyreZoEandBL5yksnUpBOQW/dtpqjh1b1i07THcv1HG+/umW6Eu5+dwjXrYTJCjJ8PdYsiLSZpNKeMlHdCuDw1ULUdZzTv9wpWnEC7DR5cnLlBqXXx1xtvnHfP50tp8oWuBHkSRfBH4s2ZcetofF2Uj7240AgpD7bRyOJ/rCpA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007727; c=relaxed/simple; bh=ps2ITLtb+wnuPxzAvuaCM3IjDOmZRmy6w8oxvg6tWw0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=G8V1PuhRS+rnmv/EA9lAEDEP8hcxCPZcRZJk0PxLTXGp53mfB6bLwld5DVC2fsxnUu5b6kXZsWgIpajGIj8RCqNTgDFO7yXQUZnKiTCdEW/cFBElvor/SFPgJ1Chrh5W1utOlVwJt5uSdxiyGACfcBhrHShPvZDmPEdEPr5D4yY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=lkRT8s6e; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="lkRT8s6e" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-55a684acf92so4425275a12.0 for ; Tue, 23 Jan 2024 03:02:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007724; x=1706612524; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Ro+Hb2iobKdmEbVL0if24hsgyW86TfrhpfzGCL1Ai3A=; b=lkRT8s6eD0v4lgoxq2yowSKTRRDiqX5wtg4vytSDNOdn6isO2x1poBQG5dpFTj/i/E nSYaSVhirxg8EaVwKahwRqr+QZx/wOMz3rjdpb0bAKEN0XO1+Ggp1iZ/yQKvRk8+lZiA nCTgT2tMRyh4bBmhsD/9eVC9oTRsrxw0VpoNIT850hz45udUyZEKZScJIh4rVrM+D/IG N3P5d/oEiHmOyfOf43NYJG20ZK1U8DWWRulfQ/JlraAYkhUAD2qNPhuLv9aMV/HoUhJX 4fFxUKNk2+G1RfsgM8nRICrA2qfpQAkYYoTTo3oyBXc7Ep55+ieJJ+jSOF4scwc2yOlg dJmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007724; x=1706612524; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Ro+Hb2iobKdmEbVL0if24hsgyW86TfrhpfzGCL1Ai3A=; b=JOad+DM1i6pZ15WIR9aNxO10y5SQuMrjtC0FgTCN7/FZywCjrvM+cbAAXALrnESP7v qwCDiajndVDsmHkKgjGY9mjTTyJqdymxZAb5k6r1lAFDbatY8l57Wm1rxd6ZnX9J4GWn SOe5wkGBQGU44giho5ag7S5n1AzLvVxAFNLBBFBfyVz6r0gqBh8iyEtfofkgRmA+LmjS zRs7uT6U5tfWM6cmppWYTOQDjN5wHHMRKiqRCwvUEFuM0MlP5778E4TloobFrC7EKb0a cI9BBeJeb3IuDT5M76Yo2eynea53+G04HbxkSmJn2gjtxeWz+9QZ3zZQuIalL1Qfirq5 OFZA== X-Gm-Message-State: AOJu0YzReSXGV3ySBlWv9rvHIzjPSJblikSVggGSO2G4FfefPm14IBzd s/4UKPSLLaJlbdjAgUTAN0E5/jCHHtShwwNvCZWomL/fc6wZ+ljYslO6xR5fAlg= X-Google-Smtp-Source: AGHT+IE+sfJQ/VMvwyw5m3PvA334FkMVzEefzwmvWD1uGoULevJ8d0/ZanmrdDBySF0L0FlOIFwqSQ== X-Received: by 2002:a50:fb02:0:b0:55c:8ded:3678 with SMTP id d2-20020a50fb02000000b0055c8ded3678mr172087edq.117.1706007723883; Tue, 23 Jan 2024 03:02:03 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.02.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:02:03 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:23 +0200 Subject: [PATCH v4 09/11] arm64: dts: qcom: x1e80100-crd: Enable more support Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-9-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=4648; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=ps2ITLtb+wnuPxzAvuaCM3IjDOmZRmy6w8oxvg6tWw0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5yb3p0JsV1tXwkUBs/sOSphT9tuWSoNrek7e oeEIvkeICmJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+cmwAKCRAbX0TJAJUV Vn/+EACeWiS3OrfO492sVz0KgjezfpiK6BrMNLUmLWkSzTZDcFi4UWWc2jAgvZDLu58+5BqTrhx /ggLv9JEwwFuY9rdkOYujCsfspyGC5Xrmfeax0nZO0KU3mQMEjBNiGrzsIw4n41GVwXdd5Re0S5 T3JjAG2CIVh7Bsr7VVa2b02edaIZkikx1Sp8XVqlTaReb3RAP/Nt2udq93Y/QJOx3XeK+EcrawG GyMqQwbCvvQQtvKWpU0tjcPxYjyZ/lrL4ufKu36Jw9kd4yfy6h4aZfaSE/PLGgKUK5/JzWveLlf SnjXugGB0zcHsC1f5TmCggbOS9T+AA5CafGZImqyv1LQMODkEa7h8QWnsGE8bS5V5+FL4TJlaTm VBYdIwU3kX2QTs+oDqoVRwi+WGDUinLBMu2ISdZoc29cQwC821u6LDpNcS6V+ne1be6JE6gYUdV DPLyWBEWgr0+dor8ZwwkcNwq3v3ClZOmTV3l/OVHBRdUXwQFC72IIfXgTC8j33T1EhqvIOlItxY tZytMJWgqWxEN9jfVuOVcbohciYobMFUS/cxkg4Pp9jOZsC6CTnHkB19Jdg+VtEvjgzssAzR9Cs e3wiSnogJ5Ii2q+QjilSCIBTdAWuA89wcxznm/tHsFwb2u4DvaiyivOtRO0mRHcL8OlRQ4oYFVz /L0+QiIbQRpbRwg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Enable touchscreen, touchpad, keyboard, display, pcie and usb support. Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Co-developed-by: Rajendra Nayak Signed-off-by: Rajendra Nayak Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100-crd.dts | 222 ++++++++++++++++++++++++++++++ 1 file changed, 222 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-crd.dts b/arch/arm64/boot/dts/qcom/x1e80100-crd.dts index 7532d8eca2de..7e7cc8e43f87 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-crd.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-crd.dts @@ -401,10 +401,145 @@ vreg_l3j_0p8: ldo3 { }; }; +&i2c0 { + clock-frequency = <400000>; + + status = "okay"; + + touchpad@15 { + compatible = "hid-over-i2c"; + reg = <0x15>; + + hid-descr-addr = <0x1>; + interrupts-extended = <&tlmm 3 IRQ_TYPE_LEVEL_LOW>; + + pinctrl-0 = <&tpad_default>; + pinctrl-names = "default"; + + wakeup-source; + }; + + keyboard@3a { + compatible = "hid-over-i2c"; + reg = <0x3a>; + + hid-descr-addr = <0x1>; + interrupts-extended = <&tlmm 67 IRQ_TYPE_LEVEL_LOW>; + + pinctrl-0 = <&kybd_default>; + pinctrl-names = "default"; + + wakeup-source; + }; +}; + +&i2c8 { + clock-frequency = <400000>; + + status = "okay"; + + touchscreen@10 { + compatible = "hid-over-i2c"; + reg = <0x10>; + + hid-descr-addr = <0x1>; + interrupts-extended = <&tlmm 51 IRQ_TYPE_LEVEL_LOW>; + + pinctrl-0 = <&ts0_default>; + pinctrl-names = "default"; + }; +}; + +&mdss { + status = "okay"; +}; + +&mdss_dp3 { + compatible = "qcom,x1e80100-dp"; + /delete-property/ #sound-dai-cells; + + data-lanes = <0 1 2 3>; + + status = "okay"; + + aux-bus { + panel { + compatible = "edp-panel"; + power-supply = <&vreg_edp_3p3>; + + port { + edp_panel_in: endpoint { + remote-endpoint = <&mdss_dp3_out>; + }; + }; + }; + }; + + ports { + port@1 { + reg = <1>; + mdss_dp3_out: endpoint { + remote-endpoint = <&edp_panel_in>; + }; + }; + }; +}; + +&mdss_dp3_phy { + vdda-phy-supply = <&vreg_l3j_0p8>; + vdda-pll-supply = <&vreg_l2j_1p2>; + + status = "okay"; +}; + +&pcie4 { + status = "okay"; +}; + +&pcie4_phy { + vdda-phy-supply = <&vreg_l3j_0p8>; + vdda-pll-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&pcie6a { + status = "okay"; +}; + +&pcie6a_phy { + vdda-phy-supply = <&vreg_l3j_0p8>; + vdda-pll-supply = <&vreg_l2j_1p2>; + + status = "okay"; +}; + +&qupv3_0 { + status = "okay"; +}; + +&qupv3_1 { + status = "okay"; +}; + &qupv3_2 { status = "okay"; }; +&remoteproc_adsp { + firmware-name = "qcom/x1e80100/adsp.mbn", + "qcom/x1e80100/adsp_dtb.mbn"; + + status = "okay"; +}; + +&remoteproc_cdsp { + firmware-name = "qcom/x1e80100/cdsp.mbn", + "qcom/x1e80100/cdsp_dtb.mbn"; + + status = "okay"; +}; + &tlmm { gpio-reserved-ranges = <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ @@ -416,9 +551,96 @@ edp_reg_en: edp-reg-en-state { drive-strength = <16>; bias-disable; }; + + kybd_default: kybd-default-state { + pins = "gpio67"; + function = "gpio"; + bias-disable; + }; + + tpad_default: tpad-default-state { + pins = "gpio3"; + function = "gpio"; + bias-disable; + }; + + ts0_default: ts0-default-state { + int-n-pins { + pins = "gpio51"; + function = "gpio"; + bias-disable; + }; + + reset-n-pins { + pins = "gpio48"; + function = "gpio"; + output-high; + drive-strength = <16>; + }; + }; }; &uart21 { compatible = "qcom,geni-debug-uart"; status = "okay"; }; + +&usb_1_ss0_hsphy { + vdd-supply = <&vreg_l2e_0p8>; + vdda12-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&usb_1_ss0_qmpphy { + status = "okay"; +}; + +&usb_1_ss0 { + status = "okay"; +}; + +&usb_1_ss0_dwc3 { + dr_mode = "host"; + usb-role-switch; +}; + +&usb_1_ss1_hsphy { + vdd-supply = <&vreg_l2e_0p8>; + vdda12-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&usb_1_ss1_qmpphy { + status = "okay"; +}; + +&usb_1_ss1 { + status = "okay"; +}; + +&usb_1_ss1_dwc3 { + dr_mode = "host"; + usb-role-switch; +}; + +&usb_1_ss2_hsphy { + vdd-supply = <&vreg_l2e_0p8>; + vdda12-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&usb_1_ss2_qmpphy { + status = "okay"; +}; + +&usb_1_ss2 { + status = "okay"; +}; + +&usb_1_ss2_dwc3 { + dr_mode = "host"; + usb-role-switch; +}; From patchwork Tue Jan 23 11:01:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527247 Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 26D045F56C for ; Tue, 23 Jan 2024 11:02:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007728; cv=none; b=ubMZCy/Cv4AEof9EIcOan+XtGHjSe36Q1E7K+3KTWmGzPrrz1Kmi1qMh0BuMTog89CAxfTpWk7AtHeSGuiifRB5H0yujvIdzeiF1FnJMf0AUA9i8JqqSp8qTNWpy6+bfD1c/A1eZknuAUWTskcEEh5+BzwJrYebxpoA9Ym3yZ2g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007728; c=relaxed/simple; bh=b5me84CBLvNcqpO40KkAROvLnJP/DZ8uuhWcZAxxBlk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CBZ+blbQiUeFDXdLLqMmUZ28dEbJqTNcZoaQ5/AvY7J0XdIW98fUFYLfWv+qhC0vG4eoy4Sht92w6+Dwd/QApQ7JzbIrj8n9vsYmzgiN2WzTQCRkO8qgd02xEmlRIgp0w3AjCE6WIRFFiFFn4Bv928Hct5mXId8kpOu53PkAv3E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WMRjWBSE; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WMRjWBSE" Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-55a356f8440so4853456a12.2 for ; Tue, 23 Jan 2024 03:02:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007725; x=1706612525; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FHRWIZ6AIyJhvIjYmGETHUbdnTVzo35SA3ucS7gN62w=; b=WMRjWBSEacQO1gpONRseFhjtor7qzcI+XTkKiiOMwLkxMYaiTnEVCoPAw7L2kE+tu7 Lhi0IGQ6KUVcxR5lzkLMgDcArkm2fMqEF73NvAN8paHCKpe++1Y06atCvwmmzDE6HdMz ZMxJSd1qzIBlt1+zppba+NKWv91FOAg/sVDwcT9IUmNobEmIllD8R2fLiIjoc6sPaqz+ gVsxHyVv9mv9P8YEJLz28eiJRoFpnQ9h6S7A3Y3CNJGtPZ/Nj3eqRpVhpTcpc9sXg1QF mwl2iOs3LxBSp3dJO36tP7YERqkyw67ZkCxZ/vEC/FtqRyMZ9vpegTwrVKqkxRVAKvk1 5LSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007725; x=1706612525; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FHRWIZ6AIyJhvIjYmGETHUbdnTVzo35SA3ucS7gN62w=; b=hAAHRg9csu0c56Fk6Vn/EkG2zP++Rc76jLspP5k8J6XwSHMi6SS/t2QhNlkmKx/0DU C3JwzqUYYFNV48nYRo2CPpRaXnxKnNdqMWRHnTFuSgCiB26CL3qOnYPah63HSQfd//FP tTZLUovp01GQCkT71PX4iRY4hfbkcwKJvd7kLQ/eXZt33MUx9RJhCJKpSly3CpsCJLCJ bgn9b5lRRmf9wBIPgpHy7iiwhGe7dL9aFt7gbhvh3DZpF9XxxjbQ/dedzf3gmR8FGcfL UeD3rVKKdczuXyRYbKKkeWeC2R46TRKzKFbJLHuYszjmo9zW/8TofTDrdn3fLL1o19oy pH/g== X-Gm-Message-State: AOJu0Yyni+6JFpRfW5Pt4bb1FjanW5uBd5PVaSmbpCFhi8b5VEktAIrz hZOwH+epwNxDMViZGBWUuJ+H4Jg/lNnvJMXT/JtE6XfifJLVU/wxpF9DOpIJcjs= X-Google-Smtp-Source: AGHT+IHx6BnAgrIq+V97FPVig6fSnPY9cJOwYtPtAs3CvOKZBXwPYx7UdqxYMAYFKwthTS/ZQvQi6A== X-Received: by 2002:a05:6402:3097:b0:559:fcab:aadd with SMTP id de23-20020a056402309700b00559fcabaaddmr745901edb.17.1706007725218; Tue, 23 Jan 2024 03:02:05 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.02.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:02:04 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:24 +0200 Subject: [PATCH v4 10/11] arm64: dts: qcom: x1e80100-qcp: Enable more support Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-10-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3993; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=b5me84CBLvNcqpO40KkAROvLnJP/DZ8uuhWcZAxxBlk=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5ycOhR/r1DS104yy+K0Qnm29DoDOz/G9ka2m jTgFjebyH2JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+cnAAKCRAbX0TJAJUV VsQZD/sF9fk4c8QNOt3qppNsa8nTGaXsJfmcDmNVjfekHBy9QvAamyv6hyf6XkMnCfVTEGWduBT 34134tObkGYzsm4kKEbW5dJqIOT2AQUpk5QT0ijx2zqv8FrWWuM6dMSz16rNy240lTmbinDfGzH 42kCCrR+srhU69/HKoEsL/jK2pnnMvjQB8xMWyU1ltk7n40mE1bq/Uug1/zrGLI781AnSMmxNNG FAvT+whHs+hbWtDaddUkZ7pMJ38NTIvrqV0tXEllyxVmRO/E258bK38I80swMrsTUTTZMBp6UM4 lOn2wj7XDpDB6BsJrd8vLwzhAZP0cB6F2VHnKAFU7FP8jgORBS5coJB8B+gkJaVj1R3vWs/PqVd BeU9AcJdYQI+EPXz0ILukSVLsy5Zq77rz7x1dk6JG8oDtVKs0VQmwmiKtVg5Wjic6jDDot6eLUD mHS+2dbts90l/xO1TlrxwHzUHa6YaqZhkuZ72dWikJKEdNA8z4YD48vDfdMd0AGUgtDXaPFJzU1 vBWcgZB+LdHn4XGfefyklOXtGuU/dy0VnqKwEneO22bprST8YXimcnBKj7W1fT1AZMV6oYtp4M3 5ZHxIGhTusQCA5K1xaRlunq4g8fLwm7BYaokU6bQOFGqdGNl8RX+KDkBvMZ3vPQ4t42fHvdvZNo dXgZNLUux+PF1iQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Enable display, pcie and usb support. Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Co-developed-by: Rajendra Nayak Signed-off-by: Rajendra Nayak Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 171 ++++++++++++++++++++++++++++++ 1 file changed, 171 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts index a37ad9475c90..8dbf6d0eaac3 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -5,6 +5,7 @@ /dts-v1/; +#include #include #include "x1e80100.dtsi" @@ -31,6 +32,23 @@ vph_pwr: vph-pwr-regulator { regulator-always-on; regulator-boot-on; }; + + vreg_edp_3p3: regulator-edp-3p3 { + compatible = "regulator-fixed"; + + regulator-name = "VREG_EDP_3P3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpio = <&tlmm 70 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 = <&edp_reg_en>; + pinctrl-names = "default"; + + regulator-always-on; + regulator-boot-on; + }; }; &apps_rsc { @@ -383,17 +401,170 @@ vreg_l3j_0p8: ldo3 { }; }; +&mdss { + status = "okay"; +}; + +&mdss_dp3 { + compatible = "qcom,x1e80100-dp"; + /delete-property/ #sound-dai-cells; + + data-lanes = <0 1 2 3>; + + status = "okay"; + + aux-bus { + panel { + compatible = "edp-panel"; + power-supply = <&vreg_edp_3p3>; + + port { + edp_panel_in: endpoint { + remote-endpoint = <&mdss_dp3_out>; + }; + }; + }; + }; + + ports { + port@1 { + reg = <1>; + mdss_dp3_out: endpoint { + remote-endpoint = <&edp_panel_in>; + }; + }; + }; +}; + +&mdss_dp3_phy { + vdda-phy-supply = <&vreg_l3j_0p8>; + vdda-pll-supply = <&vreg_l2j_1p2>; + + status = "okay"; +}; + +&pcie4 { + status = "okay"; +}; + +&pcie4_phy { + vdda-phy-supply = <&vreg_l3j_0p8>; + vdda-pll-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&pcie6a { + status = "okay"; +}; + +&pcie6a_phy { + vdda-phy-supply = <&vreg_l3j_0p8>; + vdda-pll-supply = <&vreg_l2j_1p2>; + + status = "okay"; +}; + +&qupv3_0 { + status = "okay"; +}; + +&qupv3_1 { + status = "okay"; +}; + &qupv3_2 { status = "okay"; }; +&remoteproc_adsp { + firmware-name = "qcom/x1e80100/adsp.mbn", + "qcom/x1e80100/adsp_dtb.mbn"; + + status = "okay"; +}; + +&remoteproc_cdsp { + firmware-name = "qcom/x1e80100/cdsp.mbn", + "qcom/x1e80100/cdsp_dtb.mbn"; + + status = "okay"; +}; + &tlmm { gpio-reserved-ranges = <33 3>, /* Unused */ <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ + + edp_reg_en: edp-reg-en-state { + pins = "gpio70"; + function = "gpio"; + drive-strength = <16>; + bias-disable; + }; }; &uart21 { compatible = "qcom,geni-debug-uart"; status = "okay"; }; + +&usb_1_ss0_hsphy { + vdd-supply = <&vreg_l2e_0p8>; + vdda12-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&usb_1_ss0_qmpphy { + status = "okay"; +}; + +&usb_1_ss0 { + status = "okay"; +}; + +&usb_1_ss0_dwc3 { + dr_mode = "host"; + usb-role-switch; +}; + +&usb_1_ss1_hsphy { + vdd-supply = <&vreg_l2e_0p8>; + vdda12-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&usb_1_ss1_qmpphy { + status = "okay"; +}; + +&usb_1_ss1 { + status = "okay"; +}; + +&usb_1_ss1_dwc3 { + dr_mode = "host"; + usb-role-switch; +}; + +&usb_1_ss2_hsphy { + vdd-supply = <&vreg_l2e_0p8>; + vdda12-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&usb_1_ss2_qmpphy { + status = "okay"; +}; + +&usb_1_ss2 { + status = "okay"; +}; + +&usb_1_ss2_dwc3 { + dr_mode = "host"; + usb-role-switch; +}; From patchwork Tue Jan 23 11:01:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13527248 Received: from mail-ed1-f49.google.com (mail-ed1-f49.google.com [209.85.208.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C3635F846 for ; Tue, 23 Jan 2024 11:02:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007729; cv=none; b=fQTwZz8O7VRTR9TMmQv/EQFxyISQT2zuG7dKq3533xXD1BQ3vrmj9DdhrAoPvk4LeHmzYc8aQ2wTM2nTI0zktB+BRzGEy5WhnWhKyf7ahKn2coU5HZBtHtTJao71m8OwcSo3wTmMANI7W9C9kCf5SygT8lTShdYymavEG1xUWsw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706007729; c=relaxed/simple; bh=DRJb0q1Zs5m9FHxncMp+WtocUGeWENIn4hFZ3jMpbf4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=R3gMYuS95Z43GYDrQ8f3HxFkvMN87pmh1+KvCG7oPdjtNVj02R298KsHNjwXNwYo4WMNrxM2U2YMlGPj2NRoF4gtMXR20IYmeWIrD7dLklPxXbmAX+EQ2AMMVk/dG65d97v64ROiaZuWQbXKeZvcuqH6n1D2WqVjiPOk0/FCBGw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Mc3kA+i+; arc=none smtp.client-ip=209.85.208.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Mc3kA+i+" Received: by mail-ed1-f49.google.com with SMTP id 4fb4d7f45d1cf-55a8fd60af0so3148896a12.1 for ; Tue, 23 Jan 2024 03:02:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706007726; x=1706612526; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HQ/D28R0YKKKC1gDIsfGpJEeUBBXOwP0F91BqOnJzCc=; b=Mc3kA+i+nrMXCzs1IArxoLT1jBHBqYrn+Hr2n6vdCy0l3nBKcZWYkI2tsbk21gW09n 2DKXleG6T0ziUsNvb/OJp3NRiaONy5cx5pXpGrZD3+8f77s8SMCq37jTtLljzNehnnvV jfEa812qPC5JCyF6DyndkWF76sMmXUIFFZhDMSqsBTbV2mwC3oDKLUyTDvLJRPk7jXLQ x7Z+eOd6HFPMImCXLlQ8dwCPRfoGVV4R3PJJwsIeP5pC46mjRKwYgYOWZEN1MpPxvmKQ RzbNzk41w03+9fek3sS53vNUUKFxE7RGlxpR+90rAN7P+/reubhjcrGUuQXc9cevHZf2 Yg8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706007726; x=1706612526; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HQ/D28R0YKKKC1gDIsfGpJEeUBBXOwP0F91BqOnJzCc=; b=MHqQAmikRUPw4yp0CQBl6nN7CeOwlyQIPph+dRChnRJlfo0c9JXUDdnRaLQSuiEX/n mv+7XH0iTSi4emzvTHDG4/hMM8uZsUgekjVAOs3x0B2PRhrJL80NIBAfBxWrJmMQJfBa PAQjLD7KjRsYbl7INvD0tpgTmmWEoNQk1Q55/dp8rOnpCvbpygGMku3qeZVXTzvWixo+ iRLTk79+HMPpils03HAPY6u+2Weq7RkPMcbHkaVgrzR5pho60ZlYyI7/LFyNEaxJiArr oHgJ1z7ofc5qidXf5nYp64vUO8zu3DAton2UZBocj4JwbEcTeGWuon//N+eVyS3VFa3s 21xQ== X-Gm-Message-State: AOJu0YwoerdzmaJnGyUxjohNTD2NJgctdxZ1erI6Yese+gGBY+mUWGxS esg9e0BWGeicwzSWnNcsOiU7keK3LGfBowZunXVSGvYx6pb/H+r1+jdhSFAlU6M= X-Google-Smtp-Source: AGHT+IFWWqS8372HH7wb5qX1syXLHclPL2G8c1ikx7ZjkwZYpmvE3jXF+zH1+zpwV6q4Mao7jl3CiQ== X-Received: by 2002:a50:ed14:0:b0:553:2ce6:1447 with SMTP id j20-20020a50ed14000000b005532ce61447mr390037eds.34.1706007726408; Tue, 23 Jan 2024 03:02:06 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id fg7-20020a056402548700b005593c83bdafsm11430074edb.45.2024.01.23.03.02.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 03:02:06 -0800 (PST) From: Abel Vesa Date: Tue, 23 Jan 2024 13:01:25 +0200 Subject: [PATCH v4 11/11] arm64: dts: qcom: x1e80100-qcp: Fix supplies for LDOs 3E and 2J Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240123-x1e80100-dts-missing-nodes-v4-11-072dc2f5c153@linaro.org> References: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> In-Reply-To: <20240123-x1e80100-dts-missing-nodes-v4-0-072dc2f5c153@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sibi Sankar , Rajendra Nayak Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1044; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=DRJb0q1Zs5m9FHxncMp+WtocUGeWENIn4hFZ3jMpbf4=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlr5ydtIofnJg/IfxCtIPZv5J6pSbBJyZ90spNS kXaNfMkArmJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZa+cnQAKCRAbX0TJAJUV Vmh3D/95FZM7aRFpnp6BP1fcHJPLA0qOi95fQsRIA59t5LwzJQw4SzC+VEl4HOhSGn5AowRFK05 tvMsw74SD8fdQaokyU3Y9/nn8rXoav58YaAKwi/wck1gDa0QguJcJiUaqPC9iUQkkitC/rishoj ptfy5ZQ0FGDkOg4tP8d5TaNkSF1HLnp4HbRDXYnVTrGLIJmnqA1impmEnyODyULtEXg+99SKAz6 OTtDThkrlcYgmhZaDyTRrzJEHzSQlWqNyvkNjpmE3OP/EDldfwNpNLus36lK6vYWiAnKho4Va/q fV9y5OLRDQZmw6TFzo0Io7mDn4I2LJYqbGpf9UYNSe22hFQAMOk2OmHAyGm9l/MY0kn+BKG/ETL nAy/xhYVAEcqYg0qiKHi1FWtm3m+YrSKVrD5D8xgvVTSAEEIns0llZsTcB42ivzOiw+Q7xnNrU/ bk7tgMSUCN8fmU9H8bXb/TLpxgsE+yIyYxyGTI4zgzW+JrIzfpP1/2ajlzgtqIn1oOxE6l58toZ VbkGs8aUDdZd2MU86w2oLFkAMr6o4o/nze+fV0RIHT3yDFo0LZH6gt12nIkb5EBluOiYp3QjPYH YGI9Fxzy0N5w+86payCo87h+CKPRKwtrKCRq8fePnJS48+xyku2Z/gwFC6Py8gx7FmGLFeBp5y3 +17gVSOap5hEJXg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The LDOs 3E and 2J are actually supplied by SMPS 5J. Fix accordingly. Fixes: af16b00578a7 ("arm64: dts: qcom: Add base X1E80100 dtsi and the QCP dts") Signed-off-by: Abel Vesa Acked-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts index 8dbf6d0eaac3..e76d29053d79 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -261,7 +261,7 @@ regulators-3 { qcom,pmic-id = "e"; vdd-l2-supply = <&vreg_s1f_0p7>; - vdd-l3-supply = <&vph_pwr>; + vdd-l3-supply = <&vreg_s5j_1p2>; vreg_l2e_0p8: ldo2 { regulator-name = "vreg_l2e_0p8"; @@ -367,7 +367,7 @@ regulators-7 { qcom,pmic-id = "j"; vdd-l1-supply = <&vreg_s1f_0p7>; - vdd-l2-supply = <&vph_pwr>; + vdd-l2-supply = <&vreg_s5j_1p2>; vdd-l3-supply = <&vreg_s1f_0p7>; vdd-s5-supply = <&vph_pwr>;