From patchwork Mon Jan 29 15:16:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Prabhakar X-Patchwork-Id: 13535850 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 01CBF651B1; Mon, 29 Jan 2024 15:16:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541391; cv=none; b=puw7Sxqsel6HkK0U2jZ4W7wZS32evDwBlbwzbFKRBIWcBmrgyRqaNp2a8MLvG+c2uAD2DGej41h6atyktEGUx7oJ2d+C9205dafTmVsqwQ+B3VN0Ja+TYu18s5xn6MT8uwMIZ1xGFdRGLY3N/4i30M6vM4dCfD0aPNQCKusjYkU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541391; c=relaxed/simple; bh=0jM5ujZYP8nmek8AaX67k0KsUzxSJfaOyNJpRc3Bbrc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=p05yvMSK52pVxXvQNRErb6ZDG3UzRO4ZQlF1LBRn9R+EfBaTEdH/YIOVuqJqJ5k4hD/quS16k3uTChGkC0SV2k8JqMbkQk5AGkPOxjvGr83r1g5C0sJx8fd6z7U/lUSHS0aPrMlFFRWWfRAAtGU/ztfwB+L68jgLO0caqrWPFz8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Mvq9mydU; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Mvq9mydU" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-40eacb6067dso43789215e9.1; Mon, 29 Jan 2024 07:16:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1706541388; x=1707146188; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gGa8xFRwP8zLCWj6u5lZzVVx+K8OLPxZ4f43XzHIoys=; b=Mvq9mydUuvnCqMK4O2Qhow19SZyyh8v2svPOxtOWYGwu/e7ib77NuRYhZ7C9cSCFL4 whVqNxUvI852wj+WoRmOthWDl9Hbty/wXmMXs64zR9itLSZS9y79GQZ6CPlhY3fmfwHp CE85fSUQXk6JkTE2ow3QWmRkiK6UkGER4/NioO8gxE3BXuLqlqHrFrc33z/ZZJesxDi+ PiUnWhk88o+yBe7Dz4LSQP4YMCWxhsRAl8bvVqKit/Wx+VG1nM9YBH4IeAuMzzMqsRqH gDFt0vOsi1G1u43hDljeznd0LpXr7aAE+ru1yrt0xomT89ck9koyMe0/mka/gdpsf/kn lOGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706541388; x=1707146188; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gGa8xFRwP8zLCWj6u5lZzVVx+K8OLPxZ4f43XzHIoys=; b=qNNGEoCZPxJOM/LtVcNf4L6pbjHtR5Eh0Fm0XhcE8zEMiGa8Za79j1YLFWDMl643pg /S6WEKHAoDUlEl5Gy7o1XQz2HFyNa520s0fw3O4tuqRsjDlzQTRDQS6llV7l++JSaLJl Pj0q3za/hEmQkFBDxqu+ECNrBPHK0LvDL70jyerhlsGHaYb3mrH4GtD3OY1k0qCDaxq8 tYAqhY03LSudFVzoYN7X4xlDSzaIaL0omVV6AqctoRHLmjbo2enF1Ak4PMSlKWn+iRGh 8u6BAH05FpexjIbsPxTjr/WkP0400Q+vDshqgKVHnf9f+ICW8A+4cEUb+hFOs6No09H3 x5Bw== X-Gm-Message-State: AOJu0YypVr73HoVxVaFbsKisFVUC3s9J/c7RD2Z9Tllkr08/U0tLcUvF Q6/Y7ZhBHJvmMOAtIEX8yG2nD8IkZ2WJi4WacwpVAhOAOwFRrywF X-Google-Smtp-Source: AGHT+IG3HsuD9SaUwYrvX4rmWSShZVOxOyMaqp6KeQVa+qLdgqFTIv45DCNzraZDMw6ntN1GjVYCWg== X-Received: by 2002:adf:e105:0:b0:337:c176:6549 with SMTP id t5-20020adfe105000000b00337c1766549mr4168842wrz.65.1706541388215; Mon, 29 Jan 2024 07:16:28 -0800 (PST) Received: from prasmi.home ([2a00:23c8:2500:a01:5616:a18c:ea50:2995]) by smtp.gmail.com with ESMTPSA id h4-20020adfa4c4000000b00337d4eed87asm8397774wrb.115.2024.01.29.07.16.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Jan 2024 07:16:27 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Thomas Gleixner , Geert Uytterhoeven , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Claudiu Beznea , Lad Prabhakar Subject: [PATCH 1/5] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/Five SoC Date: Mon, 29 Jan 2024 15:16:14 +0000 Message-Id: <20240129151618.90922-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Document RZ/Five (R9A07G043F) IRQC bindings. The IRQC block on RZ/Five SoC is almost identical to one found on the RZ/G2L SoC with below differences, * Additional BUS error interrupt * Additional ECCRAM error interrupt * Has additional mask control registers for NMI/IRQ/TINT Hence new compatible string "renesas,r9a07g043f-irqc" is added for RZ/Five SoC. Signed-off-by: Lad Prabhakar --- .../renesas,rzg2l-irqc.yaml | 27 +++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml index d3b5aec0a3f7..3abc01e48934 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml @@ -23,6 +23,7 @@ properties: compatible: items: - enum: + - renesas,r9a07g043f-irqc # RZ/Five - renesas,r9a07g043u-irqc # RZ/G2UL - renesas,r9a07g044-irqc # RZ/G2{L,LC} - renesas,r9a07g054-irqc # RZ/V2L @@ -88,6 +89,12 @@ properties: - description: GPIO interrupt, TINT30 - description: GPIO interrupt, TINT31 - description: Bus error interrupt + - description: ECCRAM0 TIE1 interrupt + - description: ECCRAM0 TIE2 interrupt + - description: ECCRAM0 overflow interrupt + - description: ECCRAM1 TIE1 interrupt + - description: ECCRAM1 TIE2 interrupt + - description: ECCRAM1 overflow interrupt interrupt-names: minItems: 41 @@ -134,6 +141,12 @@ properties: - const: tint30 - const: tint31 - const: bus-err + - const: eccram0-tie1 + - const: eccram0-tie2 + - const: eccram0-ovf + - const: eccram1-tie1 + - const: eccram1-tie2 + - const: eccram1-ovf clocks: maxItems: 2 @@ -180,6 +193,20 @@ allOf: required: - interrupt-names + - if: + properties: + compatible: + contains: + const: renesas,r9a07g043f-irqc + then: + properties: + interrupts: + minItems: 48 + interrupt-names: + minItems: 48 + required: + - interrupt-names + unevaluatedProperties: false examples: From patchwork Mon Jan 29 15:16:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Prabhakar X-Patchwork-Id: 13535852 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 19D57153BCC; Mon, 29 Jan 2024 15:16:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541394; cv=none; b=jqwbsb6DAiC0xc6Rts6pGgLqfIAGgyWlH/6C7R7anUL6kq0ZoO6yUzwOOs7w/qk5t2wTr8rvhHFbX4PI3+1cL2viQW+2vjrRv9MIHWXj9F0q0q13M7+jiJ/4qgMRdkaahL0xIcLbMw7bnesV9TjRy1tBBzNxKS/ar04NY4LukGY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541394; c=relaxed/simple; bh=WiALgpuCiyP5eUEkEXcIzk6A5RCLciU9y4SPXrC6cfo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=c+Gjicl8ep0O5TlMbzxyBTPAhRJ2sKeeIMt3CYlpTbsa6CADkSyNOl3qA3xfLBb/lH0IqLw876K2BQvCkj1HY8X/SnivNrc/Z+cd+Q+X88cstpzOY4zyHEB/5QT0OOdNg6bOLfD63QUsTnQSfw4YLJefZzHq4gONi0KCX0uacA0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ASuTGVHH; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ASuTGVHH" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-40e800461baso43706325e9.3; Mon, 29 Jan 2024 07:16:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1706541389; x=1707146189; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=IASguh5aQbxO74V2rxNG4OIKBUmHt4c+RrRbON3ICTE=; b=ASuTGVHHDTI2wtThtsjoRCxgf5BecnWZO5qlbN6nzldbxBE61A7cDot/ZvIzdgRxMt TZtGrRef6unyI6kaAmzKu62Hb6cjNZMIowE+AZgqbsSqeNtKANVofPRMWybN3VZtYXMa n4O5c7bOqwc5cXQiSrQQ/jhbmeQCHy94h/615w0T97lp9RW8CO6RHTa6JONdKxrb8hh8 pNYRD6QmBxrY2u8tg8JlYbaunuz+8oBmaWYFZa11A0TfcHaz4OWEXHY/t50uFg+NXybO RjH0e6eJYz2l99MEl4KBAGx1xD9hnkvhSR1aM02CAwDJa7h7HTC+/qUTUR1dJj6DsPxR dp2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706541389; x=1707146189; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IASguh5aQbxO74V2rxNG4OIKBUmHt4c+RrRbON3ICTE=; b=klNuJCTHU+2korIAFCgyp0NFttp2aZ9u+13ZR3KimHJY0Nz1VJk1BDV49XG9/OnfaB zPHG3pNLxvTo8lmhf/ZOgxMM5p2N/MKAEAd+bC7rV7/l/wbVIvmE55Z8Eo2FAwU1AaKk /TXQImEz0uiV6JA5BP4QBd3mtbzm27AxRHsHsByyjJWlJv3yik5CyJFkK5BT0t3UdpYm OPhpil0kDB7If9jSfowUg/Yu9a+E+XGKWSrUbbzgfuBmWxmQVbLCS1O7TwA9cu7es9RQ KbJjdpbQWNnyNpZo+Rl4F3oR3IHVY3WcEx0PUSd3vEk81SRcUsjfgGjiCHy7GGflXI+d sdrA== X-Gm-Message-State: AOJu0YxuOKuU2OILN5qrwD0sxR+b1Kr78tDNFyT636tfanv0XM7brsOt Ta5h/dQEZcGehELcptH9sjbBN6mql5jJ13Hi43/yCeo0/dE8B8JC X-Google-Smtp-Source: AGHT+IHoTFuNLMl927g6cbRBKakXRsPcfNSENOcUKWQPxS8T5mWHuxTtNY/sAOmh7UhnSu91nJUrSQ== X-Received: by 2002:a7b:c4c5:0:b0:40e:cf0f:5fc9 with SMTP id g5-20020a7bc4c5000000b0040ecf0f5fc9mr4687262wmk.31.1706541389323; Mon, 29 Jan 2024 07:16:29 -0800 (PST) Received: from prasmi.home ([2a00:23c8:2500:a01:5616:a18c:ea50:2995]) by smtp.gmail.com with ESMTPSA id h4-20020adfa4c4000000b00337d4eed87asm8397774wrb.115.2024.01.29.07.16.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Jan 2024 07:16:28 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Thomas Gleixner , Geert Uytterhoeven , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Claudiu Beznea , Lad Prabhakar Subject: [PATCH 2/5] irqchip/renesas-rzg2l: Add support for RZ/Five SoC Date: Mon, 29 Jan 2024 15:16:15 +0000 Message-Id: <20240129151618.90922-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar The IX45 block has additional mask registers (NMSK/IMSK/TMSK) as compared to the RZ/G2L (family) SoC. Introduce masking/unmasking support for IRQ and TINT interrupts in IRQC controller driver. Two new registers, IMSK and TMSK, are defined to handle masking on RZ/Five SoC. The implementation utilizes a new data structure, `struct rzg2l_irqc_data`, to determine mask support for a specific controller instance. Signed-off-by: Lad Prabhakar --- drivers/irqchip/irq-renesas-rzg2l.c | 132 +++++++++++++++++++++++++++- 1 file changed, 128 insertions(+), 4 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-renesas-rzg2l.c index 9494fc26259c..949280f95c29 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -37,6 +37,8 @@ #define TSSEL_SHIFT(n) (8 * (n)) #define TSSEL_MASK GENMASK(7, 0) #define IRQ_MASK 0x3 +#define IMSK 0x10010 +#define TMSK 0x10020 #define TSSR_OFFSET(n) ((n) % 4) #define TSSR_INDEX(n) ((n) / 4) @@ -66,15 +68,25 @@ struct rzg2l_irqc_reg_cache { u32 titsr[2]; }; +/** + * struct rzg2l_irqc_data - OF data structure + * @mask_supported: Indicates if mask registers are available + */ +struct rzg2l_irqc_data { + bool mask_supported; +}; + /** * struct rzg2l_irqc_priv - IRQ controller private data structure * @base: Controller's base address + * @data: OF data pointer * @fwspec: IRQ firmware specific data * @lock: Lock to serialize access to hardware registers * @cache: Registers cache for suspend/resume */ static struct rzg2l_irqc_priv { void __iomem *base; + const struct rzg2l_irqc_data *data; struct irq_fwspec fwspec[IRQC_NUM_IRQ]; raw_spinlock_t lock; struct rzg2l_irqc_reg_cache cache; @@ -129,44 +141,136 @@ static void rzg2l_irqc_eoi(struct irq_data *d) irq_chip_eoi_parent(d); } +static void rzg2l_irqc_mask_irq_interrupt(struct rzg2l_irqc_priv *priv, + unsigned int hwirq) +{ + u32 imsk = readl_relaxed(priv->base + IMSK); + u32 bit = BIT(hwirq - IRQC_IRQ_START); + + writel_relaxed(imsk | bit, priv->base + IMSK); +} + +static void rzg2l_irqc_unmask_irq_interrupt(struct rzg2l_irqc_priv *priv, + unsigned int hwirq) +{ + u32 imsk = readl_relaxed(priv->base + IMSK); + u32 bit = BIT(hwirq - IRQC_IRQ_START); + + writel_relaxed(imsk & ~bit, priv->base + IMSK); +} + +static void rzg2l_irqc_mask_tint_interrupt(struct rzg2l_irqc_priv *priv, + unsigned int hwirq) +{ + u32 tmsk = readl_relaxed(priv->base + TMSK); + u32 bit = BIT(hwirq - IRQC_TINT_START); + + writel_relaxed(tmsk | bit, priv->base + TMSK); +} + +static void rzg2l_irqc_unmask_tint_interrupt(struct rzg2l_irqc_priv *priv, + unsigned int hwirq) +{ + u32 tmsk = readl_relaxed(priv->base + TMSK); + u32 bit = BIT(hwirq - IRQC_TINT_START); + + writel_relaxed(tmsk & ~bit, priv->base + TMSK); +} + +/* Must be called while priv->lock is held */ +static void rzg2l_irqc_mask_once(struct rzg2l_irqc_priv *priv, unsigned int hwirq) +{ + if (!priv->data->mask_supported) + return; + + if (hwirq >= IRQC_IRQ_START && hwirq <= IRQC_IRQ_COUNT) + rzg2l_irqc_mask_irq_interrupt(priv, hwirq); + else if (hwirq >= IRQC_TINT_START && hwirq < IRQC_NUM_IRQ) + rzg2l_irqc_mask_tint_interrupt(priv, hwirq); +} + +static void rzg2l_irqc_mask(struct irq_data *d) +{ + struct rzg2l_irqc_priv *priv = irq_data_to_priv(d); + + raw_spin_lock(&priv->lock); + rzg2l_irqc_mask_once(priv, irqd_to_hwirq(d)); + raw_spin_unlock(&priv->lock); + irq_chip_mask_parent(d); +} + +/* Must be called while priv->lock is held */ +static void rzg2l_irqc_unmask_once(struct rzg2l_irqc_priv *priv, unsigned int hwirq) +{ + if (!priv->data->mask_supported) + return; + + if (hwirq >= IRQC_IRQ_START && hwirq <= IRQC_IRQ_COUNT) + rzg2l_irqc_unmask_irq_interrupt(priv, hwirq); + else if (hwirq >= IRQC_TINT_START && hwirq < IRQC_NUM_IRQ) + rzg2l_irqc_unmask_tint_interrupt(priv, hwirq); +} + +static void rzg2l_irqc_unmask(struct irq_data *d) +{ + struct rzg2l_irqc_priv *priv = irq_data_to_priv(d); + + raw_spin_lock(&priv->lock); + rzg2l_irqc_unmask_once(priv, irqd_to_hwirq(d)); + raw_spin_unlock(&priv->lock); + irq_chip_unmask_parent(d); +} + static void rzg2l_irqc_irq_disable(struct irq_data *d) { + struct rzg2l_irqc_priv *priv = irq_data_to_priv(d); unsigned int hw_irq = irqd_to_hwirq(d); if (hw_irq >= IRQC_TINT_START && hw_irq < IRQC_NUM_IRQ) { - struct rzg2l_irqc_priv *priv = irq_data_to_priv(d); u32 offset = hw_irq - IRQC_TINT_START; u32 tssr_offset = TSSR_OFFSET(offset); u8 tssr_index = TSSR_INDEX(offset); u32 reg; raw_spin_lock(&priv->lock); + rzg2l_irqc_mask_once(priv, hw_irq); reg = readl_relaxed(priv->base + TSSR(tssr_index)); reg &= ~(TSSEL_MASK << TSSEL_SHIFT(tssr_offset)); writel_relaxed(reg, priv->base + TSSR(tssr_index)); raw_spin_unlock(&priv->lock); + } else { + raw_spin_lock(&priv->lock); + rzg2l_irqc_mask_once(priv, hw_irq); + raw_spin_unlock(&priv->lock); } + irq_chip_disable_parent(d); } static void rzg2l_irqc_irq_enable(struct irq_data *d) { + struct rzg2l_irqc_priv *priv = irq_data_to_priv(d); unsigned int hw_irq = irqd_to_hwirq(d); if (hw_irq >= IRQC_TINT_START && hw_irq < IRQC_NUM_IRQ) { unsigned long tint = (uintptr_t)irq_data_get_irq_chip_data(d); - struct rzg2l_irqc_priv *priv = irq_data_to_priv(d); u32 offset = hw_irq - IRQC_TINT_START; u32 tssr_offset = TSSR_OFFSET(offset); u8 tssr_index = TSSR_INDEX(offset); u32 reg; raw_spin_lock(&priv->lock); + rzg2l_irqc_unmask_once(priv, hw_irq); reg = readl_relaxed(priv->base + TSSR(tssr_index)); reg |= (TIEN | tint) << TSSEL_SHIFT(tssr_offset); writel_relaxed(reg, priv->base + TSSR(tssr_index)); raw_spin_unlock(&priv->lock); + } else { + raw_spin_lock(&priv->lock); + rzg2l_irqc_unmask_once(priv, hw_irq); + raw_spin_unlock(&priv->lock); } + irq_chip_enable_parent(d); } @@ -294,8 +398,8 @@ static struct syscore_ops rzg2l_irqc_syscore_ops = { static const struct irq_chip irqc_chip = { .name = "rzg2l-irqc", .irq_eoi = rzg2l_irqc_eoi, - .irq_mask = irq_chip_mask_parent, - .irq_unmask = irq_chip_unmask_parent, + .irq_mask = rzg2l_irqc_mask, + .irq_unmask = rzg2l_irqc_unmask, .irq_disable = rzg2l_irqc_irq_disable, .irq_enable = rzg2l_irqc_irq_enable, .irq_get_irqchip_state = irq_chip_get_parent_state, @@ -371,9 +475,23 @@ static int rzg2l_irqc_parse_interrupts(struct rzg2l_irqc_priv *priv, return 0; } +static const struct rzg2l_irqc_data rzfive_irqc_data = { + .mask_supported = true, +}; + +static const struct rzg2l_irqc_data rzg2l_irqc_default_data = { + .mask_supported = false, +}; + +static const struct of_device_id rzg2l_irqc_matches[] = { + { .compatible = "renesas,r9a07g043f-irqc", .data = &rzfive_irqc_data }, + { } +}; + static int rzg2l_irqc_init(struct device_node *node, struct device_node *parent) { struct irq_domain *irq_domain, *parent_domain; + const struct of_device_id *match; struct platform_device *pdev; struct reset_control *resetn; int ret; @@ -392,6 +510,12 @@ static int rzg2l_irqc_init(struct device_node *node, struct device_node *parent) if (!rzg2l_irqc_data) return -ENOMEM; + match = of_match_node(rzg2l_irqc_matches, node); + if (match) + rzg2l_irqc_data->data = match->data; + else + rzg2l_irqc_data->data = &rzg2l_irqc_default_data; + rzg2l_irqc_data->base = devm_of_iomap(&pdev->dev, pdev->dev.of_node, 0, NULL); if (IS_ERR(rzg2l_irqc_data->base)) return PTR_ERR(rzg2l_irqc_data->base); From patchwork Mon Jan 29 15:16:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Prabhakar X-Patchwork-Id: 13535851 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E969153BCD; Mon, 29 Jan 2024 15:16:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541393; cv=none; b=nSlV1W5NDzcJdxdDtIvFmh8DRdHzONrjbdzVfs1cLooFlJ+Iq65zzTxjqF8P8yp8zlIrEGxKibok6aE0BeOKyjv2CPiAD9+7jYF1zcmv3kJRjC2MU6wahiXP+eoIrFs+eOL3Fff1TuCzp1w495Ykp1SFAYlbYZ+8MG+dZkXIk7E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541393; c=relaxed/simple; bh=mwJf1pU/qZI7QI5NMKPHuzWffIjwRLvEXG6vOQEeM04=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=nAFhVkw6wYgQpomFx82n17hZ3THiYMSa+DMGry0P3ppbaTp5KSgYg0wTrZ65VXMJsi2B+L0LshrrjEptQgBOc1GufOCEl8UaJloHekdkTMBTIoq5zQCJj/Z6zS2JrrCbWyx+nBpZU7+xwKXkBTqnfY2fGztL08SZ4XaD2XA/HGg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=cYZDRoJe; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cYZDRoJe" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-33ae5e7d787so1588058f8f.1; Mon, 29 Jan 2024 07:16:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1706541390; x=1707146190; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nRPYmXZnIT01poufmeMRGZaKCj5tsIcmA7FhqBODKic=; b=cYZDRoJeq6Z3oqCZL2jlvejH9Ob+4GUl2tPr9dj+18xulJ7YWpQVbQcDKMyWRvczgX h2nUyfctCkKqpIIfl+/9bKloLecSfRT2mu2T175CfqlcBVuKrpCuGK7LEdbM9Ob1kObl CY2pQJDhl/jueZecuP3BKACYLIQKQD3Pn0yzK5/LKO6IoEptLagKxKaXXtBh2R2C0XmT D9v5NkO4/cr7aACJBkg2/ZmEWG8T/5MqxmR6wxFJWQcG6vYKcOwXVJ2W48itirUtezIw P0y+bxYJMxmHj7W99TtcGtYN6xelaKcvAQXgihfIiPKnxWXEIdnxWK00ORApAtuoARa1 vwTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706541390; x=1707146190; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nRPYmXZnIT01poufmeMRGZaKCj5tsIcmA7FhqBODKic=; b=fx2frIUzno7r3KbE1Rr7EPgD0VYkHcgo/mJEZJ0+xmhYav/nZnUjxfoibVseh4pvrZ Yqlxu5Xu01JSTmTNJ5p7gUwVdlmfopmkVFcCq2oSyTzh76NY+3XWZmvyvYJKhOm6T65u EoktKWgRq0WGSryNg2qadKFxQ8nKixij09aV1r8U7QoWsBD5Y0RMxzcqWdLID7ScZ1Rm pGNTdroxCpiffwcRYKv06JDpNbc707V7g3BE2QmAhXmFCVeotEuHrMUvt5CoLNWMYv8y lKePRuTXz1qdLNdcIk8vFppVN6WUV/WIppPnzqmFBVvwrJwV5hvJ+1UZt4WzJTQ8LtWJ SAPg== X-Gm-Message-State: AOJu0YwMAD7+jzNHTldnC4VwFk0an+V7lDi17t72ktmEvNwg+kskkMn6 aclmhegI5OGATe00eylRICMN4AfkD+giQaMUwo03HUSPTrASnwEk X-Google-Smtp-Source: AGHT+IEnu42aSb7Ky9qC9wvEJ1nW8oN4/7POsNlm7cXhpfdpi1cTjbNoRtxNqJjKC4KUjxXGypeXbQ== X-Received: by 2002:a5d:4ad2:0:b0:33a:e791:d8ac with SMTP id y18-20020a5d4ad2000000b0033ae791d8acmr3430590wrs.12.1706541390428; Mon, 29 Jan 2024 07:16:30 -0800 (PST) Received: from prasmi.home ([2a00:23c8:2500:a01:5616:a18c:ea50:2995]) by smtp.gmail.com with ESMTPSA id h4-20020adfa4c4000000b00337d4eed87asm8397774wrb.115.2024.01.29.07.16.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Jan 2024 07:16:29 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Thomas Gleixner , Geert Uytterhoeven , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Claudiu Beznea , Lad Prabhakar Subject: [PATCH 3/5] riscv: dts: renesas: r9a07g043f: Add IRQC node to RZ/Five SoC DTSI Date: Mon, 29 Jan 2024 15:16:16 +0000 Message-Id: <20240129151618.90922-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add the IRQC node to RZ/Five (R9A07G043F) SoC DTSI. Signed-off-by: Lad Prabhakar --- arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 76 +++++++++++++++++++++ 1 file changed, 76 insertions(+) diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi index d7a66043f13b..d2272a0bfb61 100644 --- a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi +++ b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi @@ -50,6 +50,82 @@ &soc { dma-noncoherent; interrupt-parent = <&plic>; + irqc: interrupt-controller@110a0000 { + compatible = "renesas,r9a07g043f-irqc", + "renesas,rzg2l-irqc"; + reg = <0 0x110a0000 0 0x20000>; + #interrupt-cells = <2>; + #address-cells = <0>; + interrupt-controller; + interrupts = , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names = "nmi", + "irq0", "irq1", "irq2", "irq3", + "irq4", "irq5", "irq6", "irq7", + "tint0", "tint1", "tint2", "tint3", + "tint4", "tint5", "tint6", "tint7", + "tint8", "tint9", "tint10", "tint11", + "tint12", "tint13", "tint14", "tint15", + "tint16", "tint17", "tint18", "tint19", + "tint20", "tint21", "tint22", "tint23", + "tint24", "tint25", "tint26", "tint27", + "tint28", "tint29", "tint30", "tint31", + "bus-err", "eccram0-tie1", "eccram0-tie2", + "eccram0-ovf", "eccram1-tie1", "eccram1-tie2", + "eccram1-ovf"; + clocks = <&cpg CPG_MOD R9A07G043_IAX45_CLK>, + <&cpg CPG_MOD R9A07G043_IAX45_PCLK>; + clock-names = "clk", "pclk"; + power-domains = <&cpg>; + resets = <&cpg R9A07G043_IAX45_RESETN>; + }; + plic: interrupt-controller@12c00000 { compatible = "renesas,r9a07g043-plic", "andestech,nceplic100"; #interrupt-cells = <2>; From patchwork Mon Jan 29 15:16:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Prabhakar X-Patchwork-Id: 13535853 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C17C515442F; Mon, 29 Jan 2024 15:16:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541395; cv=none; b=kbusMeEa/qCbT/LAjfoiTiYjPJ9XveseXwayTYKpDzP34iSiKG1Fr8yTYP1Sp42PTz2ZVCdGyntpTrz09h+e+HXJsUKOfrU0TNaSHOGeuyffwQIIeUUiWDwGLmx1Tfv/MqDrpJi5hf+BMGbMKp6ZnhmFVSeaxaCgmhy7YOJWKow= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541395; c=relaxed/simple; bh=JqPOmyFWWffOGxGbyUZMSwBOxA6+G5/Ybqx9eE7zcuA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=pQE3CwG5O2B8gB9mAN+ykrQ1qX/nW00QlmXvyxtZZOoksSg78wyfSCxtrg1FVf7E8UoGCtNnx6s+jAkr4f5P/6iYmyznkhPMcvPeoTLhujMZ5nmTpCzTnL0KTNlQyvMuucoA8b8jRvVHotdKi+GkmFdiHkdufjPC1EVIdN6Cx6c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Un99ZBMS; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Un99ZBMS" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-3392b12dd21so2376903f8f.0; Mon, 29 Jan 2024 07:16:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1706541392; x=1707146192; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wJgRXuTMoAWmkGwVsSeykflT2WPb6W3nvYvk+W/0dwE=; b=Un99ZBMSAiRSItG8+0eraYwn9zApoleeWpb//q0V9G2+/5BmEGOhjODFRa/h/IWeNi FKjAXTWWyho4XQHzqlfxYGDdyYnNExOht1lRWQJ+0VaqgImcw8h6xODCK6ZHafznfc5T Yiu8e2X8u6Dxn/czFSuhRhU+U3jB0C8+LxqfMZ+TnL4uq2NU16rxnEB1gcmvgqmritgc F1iY3149FXq5Wdcz9vPxB3jY4QgagmQBDcm4fD2ujMu73nrIN+1FJ8eT88Qd4GQoXxGS CsPzrT7+7lyUD5iWYNsdXyKpj04oF6f/tlVLoiEtkKqvWKp9fHIr4vQuB7sP9BW/5DlW QH5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706541392; x=1707146192; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wJgRXuTMoAWmkGwVsSeykflT2WPb6W3nvYvk+W/0dwE=; b=u7rZw3dAUyL6+IDWzL1C4qK6kjg7VY2DKdRoCiwkCzPPKjS7ZJqQUa3GKPhU+Zyr2U /V/HFsOaEUgaFQRg+6i0DeZ3ght8QYBP+lpWnnHsKu1696/7mTI0fOSd5Z0ymBRIHdWw rt3x558XPt5TkBWlVOG/asiI10ptzBga/7Fyy0Q331jA+vkM1EC5JJKJneeOqpZzopM8 qh712lIqLf2d2tBnWugGgNl59a/B/Eae4iOki4dyQBiYN2ou7SjpOXooMcAaXFJHjJ5O K1PWusfDdB5/owuirogXQRAZtPD3U2aCo0UUHZyzmCTJtiG0lmiM9jtC29HAQWaVnSfn 27bQ== X-Gm-Message-State: AOJu0YyrD4uCK3K+KE55gxQnA8H8Luh0vd23rYVcBnCewIwgTi4C8js+ 7rAFe+6uZbg7RGsyxhOPZVQJPkwmdBvWmdaUk2+OQbw/y18b8uCG X-Google-Smtp-Source: AGHT+IFwq3XWk7GpIaGHC4p6tV7o7Q2uoZ+gdSfO/MQj7Ut/Qs87y1mR3yt8SnlfoQQg8m2U9NMLHg== X-Received: by 2002:a5d:444a:0:b0:33a:e5a9:c22d with SMTP id x10-20020a5d444a000000b0033ae5a9c22dmr4041475wrr.25.1706541391673; Mon, 29 Jan 2024 07:16:31 -0800 (PST) Received: from prasmi.home ([2a00:23c8:2500:a01:5616:a18c:ea50:2995]) by smtp.gmail.com with ESMTPSA id h4-20020adfa4c4000000b00337d4eed87asm8397774wrb.115.2024.01.29.07.16.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Jan 2024 07:16:30 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Thomas Gleixner , Geert Uytterhoeven , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Claudiu Beznea , Lad Prabhakar Subject: [PATCH 4/5] arm64: dts: renesas: r9a07g043: Move interrupt-parent property to common DTSI Date: Mon, 29 Jan 2024 15:16:17 +0000 Message-Id: <20240129151618.90922-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Now that we have added support for IRQC to both RZ/Five and RZ/G2UL SoCs we can move the interrupt-parent for pinctrl node back to the common shared r9a07g043.dtsi file. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- arch/arm64/boot/dts/renesas/r9a07g043.dtsi | 1 + arch/arm64/boot/dts/renesas/r9a07g043u.dtsi | 4 ---- 2 files changed, 1 insertion(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a07g043.dtsi b/arch/arm64/boot/dts/renesas/r9a07g043.dtsi index 8721f4c9fa0f..d2365def1059 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g043.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g043.dtsi @@ -598,6 +598,7 @@ pinctrl: pinctrl@11030000 { gpio-ranges = <&pinctrl 0 0 152>; #interrupt-cells = <2>; interrupt-controller; + interrupt-parent = <&irqc>; clocks = <&cpg CPG_MOD R9A07G043_GPIO_HCLK>; power-domains = <&cpg>; resets = <&cpg R9A07G043_GPIO_RSTN>, diff --git a/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi b/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi index 2ab231572d95..0e931c88afa5 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi @@ -54,10 +54,6 @@ timer { }; }; -&pinctrl { - interrupt-parent = <&irqc>; -}; - &soc { interrupt-parent = <&gic>; From patchwork Mon Jan 29 15:16:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Prabhakar X-Patchwork-Id: 13535854 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F242B154BEE; Mon, 29 Jan 2024 15:16:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541398; cv=none; b=tHOmiwpOWacV/htS/AEhvdv2iwadlrwPx1ec7xrvZ5/ibwC9Qs5RK0eML975z1ry6pfjy90Ik3dVkjasenasWKeIqMnJG3LBa57qPKXGtkvDqdvC4Gkzr1g49WkpexKSYN4lHedVWagzxfYtOyXVi8HM3RV1btRDvjLceB0v/yk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706541398; c=relaxed/simple; bh=UZfV+7nzQjsF2UELFcWkXOI/dVH5yQJV/6seSEnMvPM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=FbiiGMYC94BVzSrNC3JgOKaGYhualTz7OilnEr8Li71VyPKMhjrNrPFmUppMVGUB6RCNqtR4lAtnUsTu6e4ot3Cc7V2YOYaAsIcibHjQEpML58EgD9tXd1Zs4mC2rXVWWBm/YxaScFvV5UH5WPZBu2i6LCoBP2wd7CE0bM5Zpws= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BsS2/bAw; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BsS2/bAw" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-40ef207c654so14162785e9.1; Mon, 29 Jan 2024 07:16:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1706541393; x=1707146193; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=L4bMMpLXuQIixNeR6WwJ9UQMuCJ9W4sOuZfXsidKNW4=; b=BsS2/bAw+cyCok0z7NtZTYKRMyg7rdP334vVPOzosB2jZwFYKsmRr506C5S9qQIqWu xWu4JdbtL5LummzltBIVckrImQEQkhHZgMoAALjDuiZmb7B9wVdWBFF8bG/CLuWGtz3l KOtD8Fheeftm3sSCRDw6ryvpo9b5eyiMl2cLwwSFYNB95RiEhKGzMDlbKipAHDliUini TdiNdHJ5GqLhgJQ74Gs+xNPxkvDxmno6WRLJg20ftCbh0FqW7ZuMuUFia51ixMHOSPf4 Dd9V5QKt6fHA+1pp1De1hRK4j2v1IyfGgBB8PCazHdcF7GMDI6CgjcaiOk0RwVwCPbYn AXLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706541393; x=1707146193; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=L4bMMpLXuQIixNeR6WwJ9UQMuCJ9W4sOuZfXsidKNW4=; b=RCvjCVC8GlWWyxQtAhMDHht0bLu3tN4VEcdnD9SLsLQr1S8vAuzMX3zkn0y6f/Crtd xxoNWc/S8a8grKkGvJVDNycrcIJ8lapeiq8D2BBT+ab615EUX0NpKtHIqxoOI/ZTac+t kqujtK2IO7m7Nl2x+q+UfxUAzpIXMFjQL6zBJpQaJRn9E7AD4aIJCDp+e+7ndwhayRHU gnHfMYyeswxly37u5DdoLa9fgHjQw1JxX0nXActrNAqtW2Msy9/mQWofz7BpF2/NRzU/ dAs8ROVmX+AHgRrKT1agS6RgCgBZ4365jtIM9KZ8/CN45CPkt3kdnBGUBbrnELXkKjrR u39g== X-Gm-Message-State: AOJu0YzL6Cinc/FjdeoaqciaIa85AbvE0FIUgExD2yXLlxkCmUcH5RhC jMV+/F63GwBVl6cANrENWPFX8ZrvVpDM1DPq0uiukGekgKqgrwlJ X-Google-Smtp-Source: AGHT+IGC87bYjEe1iZ7p/5fpoWfZzxhMEEhDy0q4/HOyZO3KfblXARleUUPCKunnw42Wa9PiyCeq9w== X-Received: by 2002:a5d:47a9:0:b0:33a:f34c:23a0 with SMTP id 9-20020a5d47a9000000b0033af34c23a0mr1892243wrb.2.1706541393177; Mon, 29 Jan 2024 07:16:33 -0800 (PST) Received: from prasmi.home ([2a00:23c8:2500:a01:5616:a18c:ea50:2995]) by smtp.gmail.com with ESMTPSA id h4-20020adfa4c4000000b00337d4eed87asm8397774wrb.115.2024.01.29.07.16.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Jan 2024 07:16:32 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Thomas Gleixner , Geert Uytterhoeven , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Claudiu Beznea , Lad Prabhakar Subject: [PATCH 5/5] riscv: dts: renesas: rzfive-smarc-som: Drop deleting interrupt properties from ETH0/1 nodes Date: Mon, 29 Jan 2024 15:16:18 +0000 Message-Id: <20240129151618.90922-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20240129151618.90922-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Now that we have enabled IRQC support for RZ/Five SoC switch to interrupt mode for ethernet0/1 PHYs instead of polling mode. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- .../riscv/boot/dts/renesas/rzfive-smarc-som.dtsi | 16 ---------------- 1 file changed, 16 deletions(-) diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi index 72d9b6fba526..86b2f15375ec 100644 --- a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi +++ b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi @@ -7,22 +7,6 @@ #include -#if (!SW_ET0_EN_N) -ð0 { - phy0: ethernet-phy@7 { - /delete-property/ interrupt-parent; - /delete-property/ interrupts; - }; -}; -#endif - -ð1 { - phy1: ethernet-phy@7 { - /delete-property/ interrupt-parent; - /delete-property/ interrupts; - }; -}; - &sbc { status = "disabled"; };