From patchwork Wed Feb 7 05:58:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jingbao Qiu X-Patchwork-Id: 13548133 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 236CFC4829A for ; Wed, 7 Feb 2024 05:59:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=5sOVtK8NYhlcud4OQQcHNJWW/nbgZGL7xurUR8F86io=; b=2BLrHfj1gSfR3s 3nllQBbvcOC4XM9FowW8IL7zNJTdZDxxZbLooQCEFS7qumKOThOpVCyxmLfi1h1gy7tT0bSGFh1j+ M9wHny5mXuueu76tIVQB3lWPuWfJz2bDfXD7H8gkGBk/LVAXPHBYDhI/gcjFHufuAQn8qReTB51ch /36iZNXLY0vo7uEpwpSQiLQHoQhaip76rFj9Jc54RCuyC0ZAm3WCSzA8rqS3ZVmTvWqVOeUFtrKjK fb2lIB3MZ4NeWvJGG9+RSBlsHLhQwnHbBwyDXJN+vDEUvCUCzkQmDtsjG39Ikbh971ywlwHZdRrs8 RXsOQKdxmkQyjo24Z8hQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rXaxf-00000009mf1-2r0A; Wed, 07 Feb 2024 05:59:07 +0000 Received: from mail-oi1-x229.google.com ([2607:f8b0:4864:20::229]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rXaxc-00000009mec-3n0K for linux-riscv@lists.infradead.org; Wed, 07 Feb 2024 05:59:06 +0000 Received: by mail-oi1-x229.google.com with SMTP id 5614622812f47-3bfeb155d31so136860b6e.1 for ; Tue, 06 Feb 2024 21:59:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1707285544; x=1707890344; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OGq4nXKDwtVR5j58DrEt76XQbCTlsrAlFhIvJM2+AAY=; b=Wmt3jXoJjjtHal/JWsSp4ih+Q25Y4FtygeRR0hZ2v1m1J0Ds4IBOImEFldu6weUeJu jmRx64SD0o6koxsToe3geSq7ngm1ZG3Ii8f+Pz3V1KvnbV+Ycpk+QAFAA97fsJMdzzm1 A/JR1zv7ANPQ7uncPpd0BEyD4xrm/cqasFeQ9DfoR5HXt+oxSSNw7CtOhb6nKJXNQe/M qtVnd18zHQe+kygxH236ppSbA9VV2BqzczgT2IYy4AwAJNDRq1I7IWdWZzE/p2jpDise 6NJv/PlMcuOSGgMgflBKHS/XAxkAOfepwWLy5+s7+k1BVB4Y2zLnZhv9RCULNjGhbdLZ 1vbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707285544; x=1707890344; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OGq4nXKDwtVR5j58DrEt76XQbCTlsrAlFhIvJM2+AAY=; b=DQARD07hKYgAd4pIP2/z/BxtlyYn6RKSo0wDwAxiIAiycKXZRxCVvGADc6aoy9gZ8r iMSRJCHfK85jKibwOHj15cFX7mGrV5Kz+RVtILpdtjwGflJAG6jI0sr/oJynFy5Xhbvq 4yJG1O86brNFY/gVomvBpS3RoTVxrbU840lvdv6hWmq+KDqFh8EZ6nUmW4tBWNrNB9A4 YQZLZCEhYKZ4FavghYWviT9u/DBB3KSVBwGcbPjkuWnQR0Wef9L+mcuktzQB6GONqZMD xVW9wHZgc97RzgauWFLEM9iDK1L5e96xB2vjUhNSAu5z7Qk/JKHVVMKfRpfjBPWoFdqO D7+Q== X-Forwarded-Encrypted: i=1; AJvYcCV2As7kLGVsPWyNket4BWux+/4HOIbA+M7dg+kWsYs/bKWefovDMS2xwBBmaCsBTDLoPXYbWo9dbGcJc0sMacVozTaZf6lTwG/PIz2rUUZV X-Gm-Message-State: AOJu0YxAdCbIxVDmL56HB0H1fdQodeeNOcyOmIazHyCVhLDDZHP7FDUK 8gMga7N6wUcvXM39vWHQ5jL0GMAkAeeYTzABLhfKxRZgIet+QnR/ X-Google-Smtp-Source: AGHT+IFJ1uSNZr2F74eetYgjKoROr9ghfF/UDk/owV7CNEBeRmt4UUrcwE0whoI8WvBXETOUI3mG5g== X-Received: by 2002:a05:6808:285:b0:3bf:e3b3:c463 with SMTP id z5-20020a056808028500b003bfe3b3c463mr4350773oic.16.1707285543070; Tue, 06 Feb 2024 21:59:03 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCV0duPcRBbTWYM8jn+7PE7RP6z2dBYtvebosoE//mZ5l6hwKI+mLHx5/yl1UR6G0GrNkgdhwJHDsTGisgpvcXzRLzv21KzIid2gVyodDP17JA9YwsKlSMQXj0dYTNrgCsOPfW4dYVvQmTLCbwStWNydW3RJNfxrsUjb5hg1z7cLxtX/j69e76jnu51gBxe9Ok7tsn0NdNaxKf4zwAwizSYVxoc478AZIW9ljOm5n7Qxb94gzD2F2dHG5oXUEySdwo6vB/9qc9qUy2llvNJohS01XFvTM2Cw8CJ2mou2wo4Jq+emZC34mweT7rAaiZjiJ/GrWp3UE4BnEQycWs8L4v9gmeMJDjjAwPR5ZK7493t7Qz/0mVJsKEbORBEt1aclerfmovp53FCqcBkNLeoj9fAo+EChf+LXLcdiscs6g2LyVb2U8B/FrrK2uetIXJOrjjNnoPF7CANgIBDPG+T6 Received: from localhost ([46.3.240.105]) by smtp.gmail.com with ESMTPSA id f26-20020aa79d9a000000b006d638fd230bsm567312pfq.93.2024.02.06.21.59.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Feb 2024 21:59:02 -0800 (PST) From: Jingbao Qiu To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu Subject: [PATCH v1 1/2] dt-bindings: pwm: sophgo: add pwm for Sophgo CV1800 series SoC. Date: Wed, 7 Feb 2024 13:58:55 +0800 Message-Id: <20240207055856.672184-2-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240207055856.672184-1-qiujingbao.dlmu@gmail.com> References: <20240207055856.672184-1-qiujingbao.dlmu@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240206_215904_969494_C398B6CA X-CRM114-Status: GOOD ( 11.01 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add devicetree binding to describe the PWM for Sophgo CV1800 SoC. Signed-off-by: Jingbao Qiu Reviewed-by: Krzysztof Kozlowski --- .../bindings/pwm/sophgo,cv1800-pwm.yaml | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml diff --git a/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml b/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml new file mode 100644 index 000000000000..7fcdf98b27fd --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml @@ -0,0 +1,45 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/sophgo,cv1800-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo CV1800 PWM controller + +description: + The chip provides a set of four independent PWM channel outputs. + +maintainers: + - Jingbao Qiu + +allOf: + - $ref: pwm.yaml# + +properties: + compatible: + const: sophgo,cv1800-pwm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#pwm-cells": + const: 3 + +required: + - compatible + - reg + - clocks + +unevaluatedProperties: false + +examples: + - | + pwm0: pwm@3060000 { + compatible = "sophgo,cv1800-pwm"; + reg = <0x3060000 0x1000>; + clocks = <&clk 60>; + #pwm-cells = <3>; + }; From patchwork Wed Feb 7 06:09:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jingbao Qiu X-Patchwork-Id: 13548162 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 71E82C4828D for ; Wed, 7 Feb 2024 06:09:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=isY/Tv/DRDiBcxLT3U88jg1/jF1kgNw6gIVkLoMDUR4=; b=sz+f/sfV4n0jHp qA2SjbyfYGnKpV1TCMXzHXNsT8Iu5VenyxtZQODYRC5rclF5E9RNVtmK4C5rv6GPYZ/nKS1XzUqic nyHpGFs6oPVtNICL2B1Yu/ZuSXAbpRJ0JHO+eTuRM0EJlYD6ttNwitA0hgWfJH1cUeptsgMB6xHUI Q4mzNfkK2kIz6TpPvxIVLWxcu/6wPnjOGfSJYt4Gs28aUJ+F0PkyM2UfX7QCp6t+ef70TQzCIMrqQ QCPxHG2oww78UytpzH71DeB2FL7MyGBKxs6fimLvNTrU0zgyKiGJAsX+ID5wSOwuIN3mHYQ9DdsxI LZ1PQb/bCjG/UeNOUIGw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rXb7f-00000009nS9-0AyR; Wed, 07 Feb 2024 06:09:27 +0000 Received: from mail-oi1-x236.google.com ([2607:f8b0:4864:20::236]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rXb7c-00000009nPh-1tHS for linux-riscv@lists.infradead.org; Wed, 07 Feb 2024 06:09:26 +0000 Received: by mail-oi1-x236.google.com with SMTP id 5614622812f47-3bda4bd14e2so289168b6e.2 for ; Tue, 06 Feb 2024 22:09:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1707286158; x=1707890958; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UOCigBVBBBspIi0p1lxtYszF6WmD5xOXo1RR8ILaV44=; b=EuGsa0DjmU/hIj6LtME3NpKQCw5Or35w/tcWms+OB3NHnk4c9k6sW+0Mkvxcli11It DncjEVsEfcHsZzu89fb/mAWtUgvBRL111WiQWfzVMh1/Q0GcCSL7LjEtEts/cpgJN0eh CjDnjHQ1kUgCZbp89cUUEP8RgG+LBsqtyEzd59zGtTuM7Zvq9A/2Spnhj/cJzkU8nHmB lcMklcJbFtUwQwFqiT2rdyeUpz8mtVJzU/lQs7a1SNxF8q4omF+gQhdPOz0nsR6bmudt p20287gxignCiKmKnqY8rruDpKNu+iC2wuacuyUR3iPBLISZanumJtnlPB2PzIi2GR+A 88ng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707286158; x=1707890958; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UOCigBVBBBspIi0p1lxtYszF6WmD5xOXo1RR8ILaV44=; b=NyEely0RFQVD9wTdKWYIiskjAr/j9lu2y7be+EhivpFuFiVxTpxZNd4i0pU33oKc7l rxbtnuG6x3IfoltIBIfwJXcW+5b2JTX3ao36BwVIA0SgHdMhSp8r+t5WZcOY4HuQaimT 7mM7vs9U+l3IXHXuAkHFUITG2mUksCKEfgkWK1o4ccc+RgvDf70es359DLHUusrNntH6 T5zyi7i839NWnV3iAm4juwijc6LeibBB0kx0vpuFAaXksOQ2zQICuOp4knyvCB9D/SOt H210K4F7GmBFYPMXQWWnqD3Vx/NBg0BRI4V5st0bWl0+3ngkUzN60WFlDrCam8pwV+z3 7FYA== X-Gm-Message-State: AOJu0YybED7u+GE2aaLoBCttoT7qTRaMsNf7qHNZ/ljuR1XSL2Mal8y+ /EkclADV2x35NplGCwfN0+pbh/qvJHuzaMx1C0mRb+u864nNGnjw X-Google-Smtp-Source: AGHT+IHjcSRNhjdpiDizYjB5tVnNmWy+hv7bqmHg5NK4M1lB7uQCHWXSjX79eFWSxoNbmechVTucEQ== X-Received: by 2002:a05:6808:238e:b0:3bd:db8e:b1d8 with SMTP id bp14-20020a056808238e00b003bddb8eb1d8mr5063741oib.31.1707286157690; Tue, 06 Feb 2024 22:09:17 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCU5Z/IPm1PzlvZ/4DoLoupXpww8RtUS6z8HvQbyiN7ng0X4zFS3SdNz4Jq9y4Gni8dbDCPC9kPJKRkgpnj1A1SVquB3JXvIwTvE/EA07sczOr/9cJPVZq0nVwxPkF2FPIRx6dzfjSieCWUkuYHWJq27xY2/oh4uZJEz+zUG5yuHng588d9OoCg4vnIi6SCAFMbQGUlQ55OOPz3Kj4n4VTnqEDV6E48aXw6efEQWV0pg8RqiFlowPpkJUzy1Gtjw0uSvv2qYhDbN/sN4i90dtENREYyJ/Z+hERJkLndUwErphE1Fuw3z6CltU83lCNF427bpO73pqxVBgHPpUDzhj++crlGa3kcu+3bZR4XCrQZqrKrKEIfSD79gyxF15CuazRvj9RFec9CwIA+hV9PY8f/tZ3yuqNUIacLGdgnZXdJfnORJptRdHEa/dDRCzV4ihBBTotO5ed0POFNFMF4Q Received: from localhost ([46.3.240.101]) by smtp.gmail.com with ESMTPSA id r18-20020aa78b92000000b006d9c216a9e6sm577543pfd.56.2024.02.06.22.09.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Feb 2024 22:09:17 -0800 (PST) From: Jingbao Qiu To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu Subject: [PATCH v1 2/2] pwm: sophgo: add pwm support for Sophgo CV1800 SoC Date: Wed, 7 Feb 2024 14:09:13 +0800 Message-Id: <20240207060913.672554-1-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240207055856.672184-1-qiujingbao.dlmu@gmail.com> References: <20240207055856.672184-1-qiujingbao.dlmu@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240206_220924_514315_07EFA26A X-CRM114-Status: GOOD ( 23.27 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Implement the PWM driver for CV1800. Signed-off-by: Jingbao Qiu --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-cv1800.c | 218 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 229 insertions(+) create mode 100644 drivers/pwm/pwm-cv1800.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 4b956d661755..455f07af94f7 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -186,6 +186,16 @@ config PWM_CROS_EC PWM driver for exposing a PWM attached to the ChromeOS Embedded Controller. +config PWM_CV1800 + tristate "Sophgo CV1800 PWM driver" + depends on ARCH_SOPHGO || COMPILE_TEST + help + Generic PWM framework driver for the Sophgo CV1800 series + SoCs. + + To compile this driver as a module, build the dependecies + as modules, this will be called pwm-cv1800. + config PWM_DWC_CORE tristate depends on HAS_IOMEM diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index c5ec9e168ee7..6c3c4a07a316 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -15,6 +15,7 @@ obj-$(CONFIG_PWM_CLK) += pwm-clk.o obj-$(CONFIG_PWM_CLPS711X) += pwm-clps711x.o obj-$(CONFIG_PWM_CRC) += pwm-crc.o obj-$(CONFIG_PWM_CROS_EC) += pwm-cros-ec.o +obj-$(CONFIG_PWM_CV1800) += pwm-cv1800.o obj-$(CONFIG_PWM_DWC_CORE) += pwm-dwc-core.o obj-$(CONFIG_PWM_DWC) += pwm-dwc.o obj-$(CONFIG_PWM_EP93XX) += pwm-ep93xx.o diff --git a/drivers/pwm/pwm-cv1800.c b/drivers/pwm/pwm-cv1800.c new file mode 100644 index 000000000000..4d4f233c9087 --- /dev/null +++ b/drivers/pwm/pwm-cv1800.c @@ -0,0 +1,218 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * rtc-cv1800.c: PWM driver for Sophgo cv1800 RTC + * + * Author: Jingbao Qiu + */ + +#include +#include +#include +#include +#include +#include +#include + +#define HLPERIOD_BASE 0x00 +#define PERIOD_BASE 0x04 +#define POLARITY 0x040 +#define PWMSTART 0x044 +#define PWMDONE 0x048 +#define PWMUPDATE 0x4c +#define PWM_OE 0xd0 +#define HLPERIOD_SHIFT 0x08 +#define PERIOD_SHIFT 0x08 + +#define HLPERIOD(n) (HLPERIOD_BASE + ((n) * HLPERIOD_SHIFT)) +#define PERIOD(n) (PERIOD_BASE + ((n) * PERIOD_SHIFT)) +#define UPDATE(n) (BIT(0) << (n)) +#define OE_MASK(n) (BIT(0) << (n)) +#define START_MASK(n) (BIT(0) << (n)) + +#define PERIOD_RESET 0x02 +#define HLPERIOD_RESET 0x1 +#define REG_DISABLE 0x0U +#define REG_ENABLE BIT(0) + +struct soc_info { + unsigned int num_pwms; +}; + +struct cv1800_pwm { + struct pwm_chip chip; + struct regmap *map; + struct clk *clk; +}; + +static inline struct cv1800_pwm *to_cv1800_pwm_dev(struct pwm_chip *chip) +{ + return container_of(chip, struct cv1800_pwm, chip); +} + +static int cv1800_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm, + u32 enable) +{ + struct cv1800_pwm *priv = to_cv1800_pwm_dev(chip); + u32 pwm_enable; + + regmap_read(priv->map, PWMSTART, &pwm_enable); + pwm_enable >>= pwm->hwpwm; + + if (enable) + clk_prepare_enable(priv->clk); + else + clk_disable_unprepare(priv->clk); + + /* + * If the parameters are changed during runtime, Register needs + * to be updated to take effect. + */ + if (pwm_enable) { + regmap_update_bits(priv->map, PWMUPDATE, UPDATE(pwm->hwpwm), + REG_ENABLE << pwm->hwpwm); + regmap_update_bits(priv->map, PWMUPDATE, UPDATE(pwm->hwpwm), + REG_DISABLE << pwm->hwpwm); + } else { + regmap_update_bits(priv->map, PWM_OE, OE_MASK(pwm->hwpwm), + enable << pwm->hwpwm); + regmap_update_bits(priv->map, PWMSTART, START_MASK(pwm->hwpwm), + enable << pwm->hwpwm); + } + + return 0; +} + +static int cv1800_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct cv1800_pwm *priv = to_cv1800_pwm_dev(chip); + u64 period_ns, duty_ns; + u32 period_val, hlperiod_val; + unsigned long long rate, div; + + period_ns = state->period; + duty_ns = state->duty_cycle; + + rate = (unsigned long long)clk_get_rate(priv->clk); + + div = rate * period_ns; + do_div(div, NSEC_PER_SEC); + period_val = div; + + div = rate * (period_ns - duty_ns); + do_div(div, NSEC_PER_SEC); + hlperiod_val = div; + + regmap_write(priv->map, PERIOD(pwm->hwpwm), period_val); + regmap_write(priv->map, HLPERIOD(pwm->hwpwm), hlperiod_val); + + cv1800_pwm_enable(chip, pwm, state->enabled); + + return 0; +} + +static int cv1800_pwm_get_state(struct pwm_chip *chip, struct pwm_device *pwm, + struct pwm_state *state) +{ + struct cv1800_pwm *priv = to_cv1800_pwm_dev(chip); + u32 period_val, hlperiod_val, tem; + u64 rate; + u64 period_ns = 0; + u64 duty_ns = 0; + u32 enable = 0; + + regmap_read(priv->map, PERIOD(pwm->hwpwm), &period_val); + regmap_read(priv->map, HLPERIOD(pwm->hwpwm), &hlperiod_val); + + if (period_val != PERIOD_RESET || hlperiod_val != HLPERIOD_RESET) { + rate = (u64)clk_get_rate(priv->clk); + + tem = NSEC_PER_SEC * period_val; + do_div(tem, rate); + period_ns = tem; + + tem = period_val * period_ns; + do_div(tem, hlperiod_val); + duty_ns = tem; + + regmap_read(priv->map, PWMSTART, &enable); + enable >>= pwm->hwpwm; + } + + state->period = period_ns; + state->duty_cycle = duty_ns; + state->enabled = enable; + + return 0; +} + +static const struct pwm_ops cv1800_pwm_ops = { + .apply = cv1800_pwm_apply, + .get_state = cv1800_pwm_get_state, +}; + +static const struct regmap_config cv1800_pwm_regmap_config = { + .reg_bits = 32, + .val_bits = 32, + .reg_stride = 4, +}; + +static int cv1800_pwm_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct cv1800_pwm *cv_pwm; + void __iomem *base; + const struct soc_info *info; + + info = device_get_match_data(dev); + if (!info) + return -EINVAL; + + cv_pwm = devm_kzalloc(dev, sizeof(*cv_pwm), GFP_KERNEL); + if (!cv_pwm) + return -ENOMEM; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + cv_pwm->map = devm_regmap_init_mmio(&pdev->dev, base, + &cv1800_pwm_regmap_config); + if (IS_ERR(cv_pwm->map)) + return PTR_ERR(cv_pwm->map); + + cv_pwm->clk = devm_clk_get(&pdev->dev, NULL); + if (IS_ERR(cv_pwm->clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(cv_pwm->clk), + "clk not found\n"); + + cv_pwm->chip.dev = dev; + cv_pwm->chip.ops = &cv1800_pwm_ops; + cv_pwm->chip.npwm = info->num_pwms; + + return devm_pwmchip_add(dev, &cv_pwm->chip); +} + +static const struct soc_info cv1800b_soc_info = { + .num_pwms = 4, +}; + +static const struct of_device_id cv1800_pwm_dt_ids[] = { + { .compatible = "sophgo,cv1800-pwm", .data = &cv1800b_soc_info }, + {}, +}; +MODULE_DEVICE_TABLE(of, cv1800_pwm_dt_ids); + +static struct platform_driver cv1800_pwm_driver = { + .driver = { + .name = "cv1800-pwm", + .of_match_table = cv1800_pwm_dt_ids, + }, + .probe = cv1800_pwm_probe, +}; +module_platform_driver(cv1800_pwm_driver); + +MODULE_ALIAS("platform:cv1800-pwm"); +MODULE_AUTHOR("Jingbao Qiu"); +MODULE_DESCRIPTION("Sophgo cv1800 RTC Driver"); +MODULE_LICENSE("GPL");