From patchwork Thu Mar 28 20:23:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13609583 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C1F90139D03 for ; Thu, 28 Mar 2024 20:23:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711657430; cv=none; b=ElTnMqVaDUbEvi96zldNg7DGp5QN4FmjPUYf9FRaCnVUixpy3LGFZqDoJg/MWM7uJsaJekUosc0kqhIz5/RiOEJDEzUVusdyyVYeCGY5Y2vTTQCiFp60ryn4+sJ5S7BVGuuB6yYxOzG3ft+/+gwyxatq51DKNSVhmw+2Mg1Ccf4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711657430; c=relaxed/simple; bh=v5pJ2l7y5vuQsj+O71iggWX63IRu9bFDwoKCJogxB2A=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=igg13nwqD8BXryKNOu7HGBWGwE/+AuzDLcqsPSSI1U+AsQNtxI9wtRzDO/dV58jV2ld40T9iHF1VX1MT9LGQvcilRus9NjhG+hsKQCMo0myxS1We1Aiw19dy9wJJV9iRxN9OVmH8Kbu8W/dvUJMSPZPIrQn1tUzlyg91JsEoz/c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=A9kmdQ90; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="A9kmdQ90" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-34261edaf7eso896485f8f.1 for ; Thu, 28 Mar 2024 13:23:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711657426; x=1712262226; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cBJeVB+IC/vthXWDL7D0a28Qd+NtXyAT7llp1tNQaMs=; b=A9kmdQ90sbJD3pCgbGSN0Cn+xGCkTSnyr4YbEQ21Vo7FLH9RALaiCjilzgeXf12G+M C7iWz4A8bO+GpR5CkQQ9MEVGv/dWJYRDkHiohF17BrXpgbgdNuYhxUe0OvfsX0mSapah DGjslefKqhD1O8QOcO1ohjaN+iykElNviA07IwCz+sFmt7GkxyP5QZxrYN72lVIs755H zJbyxgAfUNAqgjIOP59LwLuMUFj1J9mjH/nIxIlEuA+GOyvOJb1vxl1O+DCVolbo6mto nitdIJT5udSHCfMQqUQG4jVpKT0YsUb7uVGy5G3ovDLiJsc5uoOnsp/Zc6LpfQc/X6Wl B5kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711657426; x=1712262226; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cBJeVB+IC/vthXWDL7D0a28Qd+NtXyAT7llp1tNQaMs=; b=qxD5JPnmScXCLZVT2UVJt9XFhP8RZYQvHmlYerP9oIUO3Ytn72SCMwxXtqIjVDQDbT Bdy0V43NRtjw1S/gjt1C3tKSQsCkHHfgIG+2EE/Cm3918ZqwG+WfKsPMwxkUd4YPHfbs IUrMOU6WHshoTfdQcgtn2GuqbPoyRr8fIH+FLV+AO/oPkwgjPuMfGErx+A/9xiijM7NQ YZ4WM/8f8zQFSPxDTU617b8ki39MMZvXZoQG3IaYhWPVF+PeyyVUi6YHg6gJuM4gOBaE ozeS5fjPJ2uqmalAqo/AjHYlbijmqPBdKvLoUiKbL2CqS09pgvek8WZIYliezRQygoVC e+pg== X-Forwarded-Encrypted: i=1; AJvYcCUbmF4J7poCgTTuRwSkFU2dWgHV31mRsSy5bFv+5y1mNLnwZql9qkzLZYqzvmb8/8je/4kPATbc+DNC8GcXhNaUvAk8 X-Gm-Message-State: AOJu0YwsrCh9wXiXWG48xEjh2N5LCbpKAPO+xm4OKkFRGndNhDA4kZvk D6C+NI0XX39WS4iunuxH6tNXUabuiy6VmJtfZDo4MLJOHYNnCqiriAnwPvT8mBkHwg== X-Google-Smtp-Source: AGHT+IEkBgZ/vPsNlsZxD2ghgv7JDyI4HH6i/p5wXFdra8vGixvwS8pTyCvn61SEvbefm3QDvM1Jrg== X-Received: by 2002:a5d:480f:0:b0:33e:726d:e963 with SMTP id l15-20020a5d480f000000b0033e726de963mr89174wrq.17.1711657425926; Thu, 28 Mar 2024 13:23:45 -0700 (PDT) Received: from localhost.localdomain ([2605:59c8:6662:b310:26a7:2d64:79c1:dee4]) by smtp.gmail.com with ESMTPSA id dp18-20020a0560000c9200b00341de138a2esm2538974wrb.94.2024.03.28.13.23.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 13:23:45 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, Gilles Talis Subject: [PATCH 1/3] dt-bindings: vendor-prefixes: Add Emcraft Systems Date: Thu, 28 Mar 2024 16:23:18 -0400 Message-Id: <20240328202320.187596-2-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240328202320.187596-1-gilles.talis@gmail.com> References: <20240328202320.187596-1-gilles.talis@gmail.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add an entry for Emcraft Systems (https://www.emcraft.com/) Signed-off-by: Gilles Talis Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Documentation/devicetree/bindings/vendor-prefixes.yaml index b97d298b3eb6..8b978c6f1dfd 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -438,6 +438,8 @@ patternProperties: description: Dongguan EmbedFire Electronic Technology Co., Ltd. "^embest,.*": description: Shenzhen Embest Technology Co., Ltd. + "^emcraft,.*": + description: Emcraft Systems "^emlid,.*": description: Emlid, Ltd. "^emmicro,.*": From patchwork Thu Mar 28 20:23:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13609584 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 627BB13A3EC for ; Thu, 28 Mar 2024 20:23:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711657432; cv=none; b=DS+R+7PpfM4Lbfw+ty1CA3jLzb2/43148aJp1S7OvdKgxVL35HLf+l12O7KlXT2uXdITTCMTqQa9+de6dBjWAFIbyedoPK9yKN+PfKoOqRQqg1kQ5nTjx2DxXbQgAFa6is0ylEpi7VkwCED3Off1SkfxCz2xi7ragB3Hzau2Nco= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711657432; c=relaxed/simple; bh=QXXWL87/5lJNB0b9xDTTEtAz9RJ4R2qc7NHzCCO2Vgk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=VpVFaFGzLYcvMQBO2icn2kuVC8HnDfsKHo86xXf0Gcr+qtklFjSjxpFAOn+8KpoA4YCfcRtqJh1U20+Oq5ka9IxdDP2AWMOSC15ARjbmM9IcmXZ6Dp0Xho7i92x+w8afXvkdDdublacv7qQj66yU3/HhuDJi3s6ee1cGOKB1lt8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QvGqz65F; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QvGqz65F" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-34005b5927eso941732f8f.1 for ; Thu, 28 Mar 2024 13:23:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711657429; x=1712262229; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=57aFB1eNPYGC7lvg7sDQU/upxZe1OvMdYbKrKwBcY7k=; b=QvGqz65FCVr/3hXz2xIQS5Qwdj3qVg0v6HFqTdy/DOIx40iCmlLCL99jiy50obDDeB +xnfjW49KFk/M/8KSCGgJJnQdZKkHox7OWZKoI+HWMDJ1+zNWFz/U119lj1g+y2lUGIU W+Fg5Op7ou+Xbv37Fojav6M4hGiOvk0KGtlqhj2eG3kCLRFdMIIOcHxfXgO3bdhT6J/k bPDyC8x/ygEqmT8LS6tXp7jsYkcib5AyUYz6aE4f7ecuRLKsJ7txA28KhwXvQdKNydPS H4Fo64hxK4JSKZBwmN4wrEZ9t/5GfBVw7iFL2rPYyLqit0F5HGxsDM8IMsz5qRFHnDx5 K30g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711657429; x=1712262229; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=57aFB1eNPYGC7lvg7sDQU/upxZe1OvMdYbKrKwBcY7k=; b=wZGvjA2wy6rUx9lSYI4QhACKSBvJ4SVOXCB+8tvYlY29DLlzGdbE6DUHB/mtUaTO66 /Pg0KvR8KL9ahKa92QliMYDmuWHfaPTP/QlLkDVa8Y1cSZeyyrhmYRXXxFZZ0HzK6vDj cA7mLHZNQMxp34lRx9FCV4RoEdAOjV+A0ngY2vDm2qbGAuNA0NMgXlmcd5k++6xlbUMD Md6V7v08Zu66+MJm8fEMhO2Wd8/jm/AbKBg2SD7fzOC4nmGukD02Srescf/vuJEqSmGe wl9sdE+5Z6/skMnHICW0UIZ4QwGb92GMOB+utUacIAGju5JD0jmP1ErAyOQgjVPMb8Y8 stbw== X-Forwarded-Encrypted: i=1; AJvYcCXeEMDhLURf933GdvbLkv8Q6kO5hBbU/wv/Dq3BVA5/poC9ENKzgFBmVinznyClEvCoQe3/EvfR8F2mxnqCgHZDtvd4 X-Gm-Message-State: AOJu0Yy0EbW1YVkdpBlj/0jB8bSXwws1vHSOzMgLX9hjrclz3GhIDHpR bJ77Eq26sOY6FOQFhko+R139G8LJ0IASXfSfImccI9+7fdtSUWjT X-Google-Smtp-Source: AGHT+IEF+7bL9YKjJD3uyLKpsEoQDj8QCAkJ9u/SEd87WdISjKyRgyt8uzBXbe8k8S+awRGI82m9Ew== X-Received: by 2002:adf:a1dc:0:b0:33e:78c4:3738 with SMTP id v28-20020adfa1dc000000b0033e78c43738mr93995wrv.54.1711657428541; Thu, 28 Mar 2024 13:23:48 -0700 (PDT) Received: from localhost.localdomain ([2605:59c8:6662:b310:26a7:2d64:79c1:dee4]) by smtp.gmail.com with ESMTPSA id dp18-20020a0560000c9200b00341de138a2esm2538974wrb.94.2024.03.28.13.23.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 13:23:48 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, Gilles Talis Subject: [PATCH 2/3] dt-bindings: arm: Add Emcraft Systems i.MX8M Plus NavQ+ Kit Date: Thu, 28 Mar 2024 16:23:19 -0400 Message-Id: <20240328202320.187596-3-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240328202320.187596-1-gilles.talis@gmail.com> References: <20240328202320.187596-1-gilles.talis@gmail.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add DT compatible string for Emcraft NavQ+ kit based on the i.MX8M Plus SoC from NXP Signed-off-by: Gilles Talis Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 0027201e19f8..cec1b31d0792 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1050,6 +1050,7 @@ properties: - enum: - beacon,imx8mp-beacon-kit # i.MX8MP Beacon Development Kit - dmo,imx8mp-data-modul-edm-sbc # i.MX8MP eDM SBC + - emcraft,imx8mp-navqp # i.MX8MP Emcraft Systems NavQ+ Kit - fsl,imx8mp-evk # i.MX8MP EVK Board - gateworks,imx8mp-gw71xx-2x # i.MX8MP Gateworks Board - gateworks,imx8mp-gw72xx-2x # i.MX8MP Gateworks Board From patchwork Thu Mar 28 20:23:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13609585 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EB8FF13AD07 for ; Thu, 28 Mar 2024 20:23:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711657435; cv=none; b=cX8ttT5vSG7T/BHh0wFYoA5Vxn3jcP4z0y6P0GWShYoGK2SmpBwQpOhbfQwI7CQGRuxrRWYEPbt6ZTn7ZboV+HNqkX/tn6J49w41UTxvmuFOzTUfdeMO4kOIwfGAv+xqN23998PSPtryAcPecdUNPIdaficZb/2+76ZcAeYmnMw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711657435; c=relaxed/simple; bh=34U1We345zNk5V0iJMLn0P2jO7tyLgqeikZYF8zagVg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=bb0pUCI5Dvu0IMX9aatJHx+zi0jO3o3rTSyQFsZaLQvvbK+8LcGEGxzY64l+V7YbuL6Fg43+2csCqnEYGvzkwb9ZxqAQxitjLb32Ii1/qiLPWIIxHjOAsPnCaQdQNFi28IUvA10WX36eoXyyDN6gHQbc2nQ9rtorpBk9X6DYSTI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=YSQ95Ycd; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="YSQ95Ycd" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-41494c040a1so9477235e9.2 for ; Thu, 28 Mar 2024 13:23:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711657431; x=1712262231; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/y1QhUeflmWhgCWV9vTo8Q3WbSqjCTpNHpVbVbM0v/E=; b=YSQ95YcdNnyaZAsE/TDzNZQIT2aqJKtEc14ospPdKWv2nmaBSFXByVIqxIWdQ6xYEA sggFCeKHWKlXbCnQP3Ev1nsr9ou87ygZs81wwDCT3xzvtVrHDY3x1rRvgyyJxohZ5/cQ yBMFUIIT5izkvgSTMaHuGSg9m35YkMc022bvgvf1dt8sUkU/NtZPyGt/WfpTsVQqQ3Q9 pQruFPPhi/sXAmmGjU71KhJkk3aTpts2airdAuW8VMAMFHXVRqbG6KbS8Z2VtHTj3cE2 Xzm91uxGxDjvB5ETkk0i5oUrOLpF5Bw8/nKLbwVPBAah34UKxKHlowgJ07V0JowNAK7F sPfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711657431; x=1712262231; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/y1QhUeflmWhgCWV9vTo8Q3WbSqjCTpNHpVbVbM0v/E=; b=kPkSQxQm1exiAWTLXxOxVwt2cQFBCOZnK6X9iIQ+i87cIDsrP0rju525MYQkZsmB0X mcxscvVRaPn4xl6JqNaixbyT+9/RyhMmwlNs/GGRSgicHV7qCrrqzdmVDZuB7icc48Pn XJ8FWF2Aiu4KMYjHgc5rOwX9tUu8PpV3iCXR5yzxXj/aHsRs7PIKNWSgXmdRMu7QIgRp IO2c7i8hqJWNCXtS5WSZRb0shXUtQNbr7Gwi5J3kMFTCfWq+R3ya95KPyxZ0n0l1cTtN TGIvJcMylpw+Lq+F84MIE/dzq9DHr6awyQlP1F//zJuQ8ChMXTio8UqZyY99hhO8s12z GN5g== X-Forwarded-Encrypted: i=1; AJvYcCXKli5/Wh3kinuHRiOYSWNL/dNGrcF4gE8v7ZuKaRd/T8GCt1HPRttLNxvTXE+cUxD2KvyyKv/++iaYKAqcMIL/h2mX X-Gm-Message-State: AOJu0Yy5Dpg2GHslq3rK4shy9FhElxKy/HZ+wBwToDr45Xic2u2+kP/C BjLLPWxrjn+q45Y/fcojYLnKvQT+9hgiFHIES3D2S8tXZr7/Bkqn X-Google-Smtp-Source: AGHT+IFsOOASzS9ZqUKKtKo1jIJtqN4vS5CXpYTO2ZdBJbI16+0nwlgbid4WPzyOKTG8jsGS+frbSw== X-Received: by 2002:a5d:6590:0:b0:341:c9b8:fbde with SMTP id q16-20020a5d6590000000b00341c9b8fbdemr104885wru.31.1711657431249; Thu, 28 Mar 2024 13:23:51 -0700 (PDT) Received: from localhost.localdomain ([2605:59c8:6662:b310:26a7:2d64:79c1:dee4]) by smtp.gmail.com with ESMTPSA id dp18-20020a0560000c9200b00341de138a2esm2538974wrb.94.2024.03.28.13.23.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 13:23:50 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, Gilles Talis Subject: [PATCH 3/3] arm64: dts: freescale: Add device tree for Emcraft Systems NavQ+ Kit Date: Thu, 28 Mar 2024 16:23:20 -0400 Message-Id: <20240328202320.187596-4-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240328202320.187596-1-gilles.talis@gmail.com> References: <20240328202320.187596-1-gilles.talis@gmail.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Emcraft Systems NavQ+ kit is a mobile robotics platform based on NXP i.MX8 MPlus SoC. The following interfaces and devices are enabled: - eMMC - Gigabit Ethernet - RTC - SD-Card - UART console Signed-off-by: Gilles Talis --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../arm64/boot/dts/freescale/imx8mp-navqp.dts | 435 ++++++++++++++++++ 2 files changed, 436 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-navqp.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 045250d0a040..bf99864c0bc4 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -166,6 +166,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-dhcom-pdk3.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-icore-mx8mp-edimm2.2.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-msc-sm2s-ep1.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8mp-navqp.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-phyboard-pollux-rdk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-skov-revb-hdmi.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-skov-revb-lt6.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts b/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts new file mode 100644 index 000000000000..8182e71008f8 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts @@ -0,0 +1,435 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2021 Emcraft Systems + * Copyright 2024 Gilles Talis + */ + +/dts-v1/; + +#include +#include "imx8mp.dtsi" + +/ { + model = "Emcraft Systems i.MX8MPlus NavQ+ Kit"; + compatible = "emcraft,imx8mp-navqp", "fsl,imx8mp"; + + chosen { + stdout-path = &uart2; + }; + + leds { + compatible = "gpio-leds"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_led>; + + status { + label = "status"; + gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; + regulator-name = "VSD_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + off-on-delay-us = <12000>; + }; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&eqos { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_eqos>; + phy-mode = "rgmii-id"; + phy-handle = <ðphy0>; + status = "okay"; + + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>; + reset-assert-us = <1000>; + reset-deassert-us = <10000>; + qca,disable-smarteee; + qca,disable-hibernation-mode; + vddio-supply = <&vddio>; + + vddio: vddio-regulator { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; + }; + }; +}; + +&i2c1 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic@25 { + compatible = "nxp,pca9450c"; + reg = <0x25>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio1>; + interrupts = <3 IRQ_TYPE_LEVEL_LOW>; + + regulators { + BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + BUCK4 { + regulator-name = "BUCK4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + BUCK5 { + regulator-name = "BUCK5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO2 { + regulator-name = "LDO2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO4 { + regulator-name = "LDO4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&i2c2 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; +}; + +&i2c3 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + status = "okay"; +}; + +&i2c4 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c4>; + status = "okay"; + + rtc@53 { + compatible = "nxp,pcf2131"; + reg = <0x53>; + }; +}; + +&uart2 { + /* console */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +/* SD Card */ +&usdhc2 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; + vmmc-supply = <®_usdhc2_vmmc>; + bus-width = <4>; + status = "okay"; +}; + +/* eMMC */ +&usdhc3 { + assigned-clocks = <&clk IMX8MP_CLK_USDHC3>; + assigned-clock-rates = <400000000>; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&wdog1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_wdog>; + fsl,ext-reset-output; + status = "okay"; +}; + +&iomuxc { + pinctrl_eqos: eqosgrp { + fsl,pins = < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x3 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x3 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x91 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x91 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x91 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x91 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x91 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x91 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x1f + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x1f + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x1f + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x1f + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x1f + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x1f + MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22 0x110 + >; + }; + + pinctrl_gpio_led: gpioledgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16 0x19 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c3 + MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c3 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c3 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c3 + >; + }; + + pinctrl_i2c4: i2c4grp { + fsl,pins = < + MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL 0x400001c3 + MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA 0x400001c3 + >; + }; + + pinctrl_i2c6: i2c6grp { + fsl,pins = < + MX8MP_IOMUXC_UART4_RXD__I2C6_SCL 0x400001c3 + MX8MP_IOMUXC_UART4_TXD__I2C6_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x41 + >; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins = < + MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x41 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x49 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x49 + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2grp-gpio { + fsl,pins = < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; + + pinctrl_wdog: wdoggrp { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0xc6 + >; + }; +};