From patchwork Wed Apr 24 01:39:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13640935 Received: from mail-lf1-f50.google.com (mail-lf1-f50.google.com [209.85.167.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 534C879E5 for ; Wed, 24 Apr 2024 01:39:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922775; cv=none; b=QHkBqvwlaSua5Gc29SogQjzXttuTMKe5MgFRVEabN75Rn63xNPVV3JrxUy1moJ4roLHrU9jBoAy+416xCkOvVXpjltybumtzKE1wtyjYJaGLSKGwlQIpMOxnkmST6x39UEy+Pv11Yx+1V1CbJfZWyV/AVDyHGkmIgFo9X2gaVZQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922775; c=relaxed/simple; bh=1TNV+A/4m11S1W9ZXAXoZL1N6Y2XAKcktMUgBdQ0cZU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YdkaijmqXEvoOjJQ9W+qLTjoNj6Q2tOWDgf1c/dXNcYAQtjidLlmhOZDUT1j6ptOWWN8TfpQcvZlT2SsrEuM0iz4R1FBOiiHErlVj4LAn2tKsBIOCENQ/gmijwRtrKo+X+CUQVJTtvAhpgUZJOwq3ojpkufPpk6wPC6tIn0rmXM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=IlilE/EJ; arc=none smtp.client-ip=209.85.167.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="IlilE/EJ" Received: by mail-lf1-f50.google.com with SMTP id 2adb3069b0e04-5196fe87775so7127763e87.3 for ; Tue, 23 Apr 2024 18:39:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1713922771; x=1714527571; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=cJoCACejTvVNTMumrx7VXm4ppUqFHLWNFQf8H6dvfNY=; b=IlilE/EJHk/AvfgZ4zz5v2FBZY4pq/DJRURuzBRlg6XqGnHC2pkO5I6dNEWJtGc+p4 XPo3Iu8xhvyTPKtR/kcmHd6tn0LcNxAGYfPCg6zT5EXxHqUMUgLtjf2e+6WyguEjfzYn KQy2Z6S+ZjovnvKUObdpQLkYh8oBVd2Uj03g1dAyzfG6BTRVAf5P+QtZd40dstO9TDuS M1EVsLVpGf7Feov8LTsJMI4NJYwzph8cSy2v0saDguRawtc6blw25s8cy7FP0euJGn9v JRbAGhgFlZzyvehySg0ht5+z7UxQ8xZ0vImjL5HwiNz7AgABDI7InCbOYEamyPmNiY/q aoDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713922771; x=1714527571; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cJoCACejTvVNTMumrx7VXm4ppUqFHLWNFQf8H6dvfNY=; b=ufi4b0GE+pifOFKNPGj4Qip5LSVS5QT3ftaQeOhAs2v6dlXlkxon6PhY7BNA1Scj4Z Tc6uVdMZWARErNtFdgAWAzANOysTxgxVp9QJWW23iYkN+4ZAuUDO0fGGEWaH5n7+gRR2 sk4TvXlzaxPO+XUb6jAfdfT2E2jfhyvfwaMH7IwqV9oN7NdexlRuZLCdi0deVSNsiLng hNcoYCQOLBeB3CiMiWwWJ0z/KfSIgXeC9OWQrEYdmkfXa8kizHfx7Q1BbdUvtSsPcuqH yvqiLlh/7myltplQNjF7oHwzQVMA2c5cpSbEBiv53o8scq12Z6ueV4FBQveokch2A2vr Z6OQ== X-Gm-Message-State: AOJu0Yxd0badQoAhi7R6yre4zOa5skZDuT4SAUyRZwY3LrHp8IsW1IA1 JlK3yDp9W1ytR5LazdyDB5zX2kF3tRsDV6dmdTr8wbSt7t4q8mbsStM4cUd81Zs= X-Google-Smtp-Source: AGHT+IF0nuieByWCSPjCg4bT7Q5vlhyC/Y+uie80JuHPiUTEuNF6g/GKIm4bUsSHVV9O2yHEazwrPA== X-Received: by 2002:a19:a405:0:b0:51b:ebe0:a91a with SMTP id q5-20020a19a405000000b0051bebe0a91amr135919lfc.36.1713922771490; Tue, 23 Apr 2024 18:39:31 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id g12-20020a19ac0c000000b0051bb40c7ee7sm308220lfc.185.2024.04.23.18.39.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Apr 2024 18:39:31 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 24 Apr 2024 04:39:29 +0300 Subject: [PATCH v2 1/4] clk: qcom: dispcc-sm8450: fix DisplayPort clocks Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240424-dispcc-dp-clocks-v2-1-b44038f3fa96@linaro.org> References: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> In-Reply-To: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Konrad Dybcio , Konrad Dybcio , Neil Armstrong Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3434; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=1TNV+A/4m11S1W9ZXAXoZL1N6Y2XAKcktMUgBdQ0cZU=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBmKGLR1RppQVh11o6eHfRn4+pGpEJL2EBItT12m E743opng3iJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZihi0QAKCRCLPIo+Aiko 1ZgmCACnupbT6UvuvpjZfG+ihUUa7OqyePSSQ/fKiiYfTvwYTFDztFxlnBIQOcxB2BThNbxs3vN LKFDpx1U/x1OKzGCKyhJZCdZ8t9u61z3VIzmpk6pGiv/OTY84PEzI2DvFmjHG3imD3ib2Bz3MGs hA///9L+BYj7udt3gc8aMRTfJE0JjTSkjiGB9CFV9teQQTCixHkuMOb4D4s+n1c6t3TOZ2H/ZkM QrPIImvd7HgKbSiNJl6pKEr8yJ4X09d64ABEitRCZWvCKOtWUKdQktmB4zDjT6I+1438hjhzT1i RitpADWgEm8OJhjkD99y85L/ri/YcaDg3xYsQNwzUIRiUARB X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On SM8450 DisplayPort link clocks use frequency tables inherited from the vendor kernel, it is not applicable in the upstream kernel. Drop frequency tables and use clk_byte2_ops for those clocks. This fixes frequency selection in the OPP core (which otherwise attempts to use invalid 810 KHz as DP link rate), also fixing the following message: msm-dp-display ae90000.displayport-controller: _opp_config_clk_single: failed to set clock rate: -22 Fixes: 16fb89f92ec4 ("clk: qcom: Add support for Display Clock Controller on SM8450") Reviewed-by: Neil Armstrong Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/dispcc-sm8450.c | 20 ++++---------------- 1 file changed, 4 insertions(+), 16 deletions(-) diff --git a/drivers/clk/qcom/dispcc-sm8450.c b/drivers/clk/qcom/dispcc-sm8450.c index 92e9c4e7b13d..49bb4f58c391 100644 --- a/drivers/clk/qcom/dispcc-sm8450.c +++ b/drivers/clk/qcom/dispcc-sm8450.c @@ -309,26 +309,17 @@ static struct clk_rcg2 disp_cc_mdss_dptx0_aux_clk_src = { }, }; -static const struct freq_tbl ftbl_disp_cc_mdss_dptx0_link_clk_src[] = { - F(162000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(270000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(540000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(810000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - { } -}; - static struct clk_rcg2 disp_cc_mdss_dptx0_link_clk_src = { .cmd_rcgr = 0x819c, .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx0_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -382,13 +373,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx1_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx1_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -442,13 +432,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx2_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx2_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -502,13 +491,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx3_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx3_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; From patchwork Wed Apr 24 01:39:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13640936 Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5912BE4D for ; Wed, 24 Apr 2024 01:39:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922775; cv=none; b=PkxLtatd2IEpxbNgtMr+9bPZ+ZWnDe2bZSA1GR1fiIUIx0k+7zLsLTruKAahZGHXyerhmuSM+eKuQPEelDFJYTZZIaOSKUSyVf3GIaY5g4lDzDfbaBk/TC5b6bKAfPLnfjP1ohHdLBxek8CdPv8T4PpvmdUf9BGT1W8fRpvwhz0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922775; c=relaxed/simple; bh=mmpz/wbHDRDW8GXi4f/Kh4tJEWD2H5kJEpj0vD29QCA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=azNyYz6F9VIK1y5tlutOTGOZe+hDg4tOrgmJudbfHMOZcg0JhPh7MenqpUYL8MeA8GRUq89Eap5Dpd7fuDe2uW6MCLHC29MiYnPDpi7iKSx3q89UC0+loAf9J3Q3qIA67vUlbY9mKDnMLIjv/Y/7qn3+nvA3dR55V4rd/EMeKUw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bc8BRe6j; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bc8BRe6j" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-516d6c1e238so7980843e87.2 for ; Tue, 23 Apr 2024 18:39:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1713922772; x=1714527572; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=O0gU/NWfwRkEOZNKhr+BK9ugofjdDYkGwMawolvk4RI=; b=bc8BRe6jbsEGGn2p4nNfmpW8SzfgREPf32qM0jBrjNkZGfA/p0L3cvPZ6ya7bqPXOd e1fftUbLdyYWIztjU6uBkupiP6NWpzTyoZEdqdcT0RFx/tj4eijWJqeqK1/Zkh9Y/wGc USj+2MEg/TUVYeDW46ySGB2ymTAC23HmLhdVb2XMy0O5E0gUUha8ERFbINZ1iOAQ2+sG 7sOESKAH3eekmui5uDfEA3/Qbt+CGAcW72pRcAh1xAVILqJ3Iqco6UP/rLAwY3W1hp32 UTRtB6dwqXeXCYCQNrAPf+Amqm7yPILSGaPClGvAj+qOH/h+QTYgEAvNyhfNm00wffxU 5x3w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713922772; x=1714527572; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=O0gU/NWfwRkEOZNKhr+BK9ugofjdDYkGwMawolvk4RI=; b=kxHREu8Dl1uZNI+zULz77ryrrwzZZpizMfAnfLBKymfLEoTagNf11mVq1jW7/iAXfq MpJ9n0jc4M4u4GDJsTaXNsrzGqf9eNJtPYuV5KE2PCWVhknMyhmAfF2tHVtHqvbXgr/H JkKsC+YYlQIBrTE8npnPuqHonsJivofpq0+P8PouGS7kCq0eOqNQdurpQydUCQTeoKck /slXGplMrzqnt8uKcdImI0+3y3XP7C8zJviK6cG4MwVg5bMOXLdI3bmcys4Qu/G4ffdO O9suLSFTyZW9wWB7VBgI38t9P4Zs4JIcS+TPMCjsZa+B/QM9GAif9+eIvj5jtlfCd7I3 yH+w== X-Gm-Message-State: AOJu0YxUFmeuFH4ZhAT9lMpsMV5JRm/WgZliIBrsKtntOLANkeA8VGkb DHbdKctCJJpap6FKgWZ8siUhXP88Q1O2fpbe8Hbu9ZVGQUwJ90X0P+fy4Y/qfjM= X-Google-Smtp-Source: AGHT+IHssxT9a4TQxoRvOW9saq3mUk+fPKrGmejqpchwQcWickC/qj7UsGh6hmnVqlJw5urFCcgvLA== X-Received: by 2002:ac2:593c:0:b0:51b:bdb1:e658 with SMTP id v28-20020ac2593c000000b0051bbdb1e658mr622916lfi.55.1713922772109; Tue, 23 Apr 2024 18:39:32 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id g12-20020a19ac0c000000b0051bb40c7ee7sm308220lfc.185.2024.04.23.18.39.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Apr 2024 18:39:31 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 24 Apr 2024 04:39:30 +0300 Subject: [PATCH v2 2/4] clk: qcom: dispcc-sm6350: fix DisplayPort clocks Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240424-dispcc-dp-clocks-v2-2-b44038f3fa96@linaro.org> References: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> In-Reply-To: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Konrad Dybcio , Konrad Dybcio , Neil Armstrong Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1973; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=mmpz/wbHDRDW8GXi4f/Kh4tJEWD2H5kJEpj0vD29QCA=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBmKGLRxO41CkbrfP/anarHJu9uaguFaqMi0IZTA PU2km/d/seJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZihi0QAKCRCLPIo+Aiko 1aVdB/96X0iiZjshy2kzTustfxyKgqGNazxxs9Q/tAO5uZOnN/lXtDx+GoVk4LCnLmzrB42z9DE prWUP6PlrjinsLM7xgBd0iVjYPD7p+olHm+n3pXcfY3TYryrDl0s2cLTqKFdRGYT3ACXp1kNUU/ 8QvcmdJGiIGm15pYUnxdw+thJWztkbNz66QnL5EWmFQUEfA9av5PUE0W+hN8j8RUfqP/rSD5bUE iV4fWhYHbRKMaFiLf83FX5IVSGoHcA9b6sdxndsK3tr7dekdUGcoAyj7Zmr7ap/lAtUciZEuAhU NK/sHPL1Srqgm6jnyCYHEMH6chokj+O0Ue8+17KP53xP6wsj X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On SM6350 DisplayPort link clocks use frequency tables inherited from the vendor kernel, it is not applicable in the upstream kernel. Drop frequency tables and use clk_byte2_ops for those clocks. This fixes frequency selection in the OPP core (which otherwise attempts to use invalid 810 KHz as DP link rate), also fixing the following message: msm-dp-display ae90000.displayport-controller: _opp_config_clk_single: failed to set clock rate: -22 Fixes: 837519775f1d ("clk: qcom: Add display clock controller driver for SM6350") Reviewed-by: Neil Armstrong Tested-by: Luca Weiss Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/dispcc-sm6350.c | 11 +---------- 1 file changed, 1 insertion(+), 10 deletions(-) diff --git a/drivers/clk/qcom/dispcc-sm6350.c b/drivers/clk/qcom/dispcc-sm6350.c index 839435362010..e4b7464c4d0e 100644 --- a/drivers/clk/qcom/dispcc-sm6350.c +++ b/drivers/clk/qcom/dispcc-sm6350.c @@ -221,26 +221,17 @@ static struct clk_rcg2 disp_cc_mdss_dp_crypto_clk_src = { }, }; -static const struct freq_tbl ftbl_disp_cc_mdss_dp_link_clk_src[] = { - F(162000, P_DP_PHY_PLL_LINK_CLK, 1, 0, 0), - F(270000, P_DP_PHY_PLL_LINK_CLK, 1, 0, 0), - F(540000, P_DP_PHY_PLL_LINK_CLK, 1, 0, 0), - F(810000, P_DP_PHY_PLL_LINK_CLK, 1, 0, 0), - { } -}; - static struct clk_rcg2 disp_cc_mdss_dp_link_clk_src = { .cmd_rcgr = 0x10f8, .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_0, - .freq_tbl = ftbl_disp_cc_mdss_dp_link_clk_src, .clkr.hw.init = &(struct clk_init_data){ .name = "disp_cc_mdss_dp_link_clk_src", .parent_data = disp_cc_parent_data_0, .num_parents = ARRAY_SIZE(disp_cc_parent_data_0), .flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; From patchwork Wed Apr 24 01:39:31 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13640937 Received: from mail-lf1-f41.google.com (mail-lf1-f41.google.com [209.85.167.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C37116FDC for ; Wed, 24 Apr 2024 01:39:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922776; cv=none; b=tR023LoIaIyl5h5QH+TF/THMlAsA2GUD3lS4y9uZfLyg2BjlRXoL0Z6MKXxuhYMRwQfDEStKMaKydEobX7N8muNRdP60nNJKmxeqQh+/kgAU3L6JOAi6XxN6UVMJU9H8S+gIU4bNdHgySK73SJwWexlf61/oKTgO5Lx2w8S0/8s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922776; c=relaxed/simple; bh=+wcSE0jQUAsuubsPo5heuUnwmIQFYUlds9F5s8pvyXk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PSUNVO9VMKo8U2lOuk2LWpCRpMDPeP0DA2rqzC/n2752D+OapHgpqduW0JnbKzAO27F6AnvEFbnzllFHvNJAA+lNAtLJ4qqxH/AHF3+ydHVddtdzrF9Xlm9U9gDcaFS4a/FQrpcAoOW+cpGgwK82tjw9Yn7qowIRK6mz6nACE7M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=s2HpVrkR; arc=none smtp.client-ip=209.85.167.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="s2HpVrkR" Received: by mail-lf1-f41.google.com with SMTP id 2adb3069b0e04-516d2600569so8019777e87.0 for ; Tue, 23 Apr 2024 18:39:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1713922773; x=1714527573; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=eRE2xz+4SCVpjxieYxKZULbd5N+a3QgwBKnW385TBno=; b=s2HpVrkR3rh4lGn/Y7xWbBV76P9taQcLwqyICQM4B6vwPSeVYF2y8VhSHfV4rDAlTj 7CU/sVTZDVjU2QmoL//D1k8lakNYFijsZCWjHaTSO0SmOn6zQuonZgMmZ5XdQLqr8/rr lxZS4rUN/lUlV4qjt1HSkgG5XB2cQs8Yc1nOjFM65khsChPIzbgC6cNjRTZgWtVNw9YC VVVOaypBDzvOIybFQHadI+O2zVxPr5n2WDTH3odtZ7mpO2Ijgv5qRBfd7AWtlsEMxpj9 bTOUbeNC2C2fs/EYEUUjavWhXKzUAB+cp4+RHX5eu0mmkXTyaikQaHJErFflFHkMsvrS xKWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713922773; x=1714527573; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eRE2xz+4SCVpjxieYxKZULbd5N+a3QgwBKnW385TBno=; b=XT0R+Gn9rejUpe9+6tLmOKn7bGG43g6Cf3q7fwrROvIOOSdicwSmYKQmxTkjZA0eNr bX6iUEl539Tb7FvGju7aEkHECfRRtopNVsM2iafqaSI24Gu8trLw3kL9/hi8VC4MlOzA UHiygW/J68DAjn/1SMPt5QELPHO3Zda2fxiILGu/CCzUcxUsI4JCbKUTRZ3pXGYJVYoF gbHgjklPtrxoXhttIZtAnVviA9PAuSB9tQkMoMUwbhrsKOJmtd+NY8/h7ucWA7kRPgyf B4CwWklWB63fpgujYmuE0qbSEAIv5AtoZipQ/uBEt09/SNzQKqn7ckeG2sEY83hk3Gtv hARQ== X-Gm-Message-State: AOJu0Yz0gpEtzlS/S3h0AI/4iU4ej6Utn3sPXX9m4mD1gFALTbiqx5p5 5KgYO6zJTHz2dh0WC1TDE2azE7Ekru0J5s6oS6qRLKFSWD/hQ0Z3lhtiufH68rk= X-Google-Smtp-Source: AGHT+IGRzIXPdB9QF4OcOMf2yjGCh2HxaDOEJZ98eApb/jKsXg56E91CsY8Sx1A75w1ipLAosxB77g== X-Received: by 2002:ac2:4291:0:b0:51b:c6b:f87d with SMTP id m17-20020ac24291000000b0051b0c6bf87dmr619750lfh.35.1713922772952; Tue, 23 Apr 2024 18:39:32 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id g12-20020a19ac0c000000b0051bb40c7ee7sm308220lfc.185.2024.04.23.18.39.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Apr 2024 18:39:32 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 24 Apr 2024 04:39:31 +0300 Subject: [PATCH v2 3/4] clk: qcom: dispcc-sm8550: fix DisplayPort clocks Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240424-dispcc-dp-clocks-v2-3-b44038f3fa96@linaro.org> References: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> In-Reply-To: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Konrad Dybcio , Konrad Dybcio , Neil Armstrong Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3479; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=+wcSE0jQUAsuubsPo5heuUnwmIQFYUlds9F5s8pvyXk=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBmKGLRAV1KakRYNoWd1kjF4UdOERvn9SJVGwnvq +D2bkvZkBaJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZihi0QAKCRCLPIo+Aiko 1eDqB/9GiAaLEiNaC0CA0LKXCOKa0vb1gQFjUGjV0J7jQic7zzkC9qm2Kf14APNhbxr78ncwJTm /PLVVLaBoXvillojCGnbGovLWdAu39k2HAl4sreiOucjHLbSkd01eZXRcN6+QH72INXBSH6k0gT IFOiPYj1a38mNooF32jqZP6BzlEiM1HEufZGY+s+ZcMgRc2fFPWnpKqBFf9VzQegcHlktH1YR8Z +s5FpX3XoE5UyvHaZ6ebA0o5FJrXnWGtE0Zo/A1BPEKky67YpnRUL+z8GXx5ypiB5jJQMADMMqF PYfmDxvz1RX3xRnLvQ1G7K29TWuMftKQR1In5Mk3l543D6/d X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On SM8550 DisplayPort link clocks use frequency tables inherited from the vendor kernel, it is not applicable in the upstream kernel. Drop frequency tables and use clk_byte2_ops for those clocks. This fixes frequency selection in the OPP core (which otherwise attempts to use invalid 810 KHz as DP link rate), also fixing the following message: msm-dp-display ae90000.displayport-controller: _opp_config_clk_single: failed to set clock rate: -22 Fixes: 90114ca11476 ("clk: qcom: add SM8550 DISPCC driver") Reviewed-by: Neil Armstrong Tested-by: Neil Armstrong # on SM8550-HDK Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/dispcc-sm8550.c | 20 ++++---------------- 1 file changed, 4 insertions(+), 16 deletions(-) diff --git a/drivers/clk/qcom/dispcc-sm8550.c b/drivers/clk/qcom/dispcc-sm8550.c index 3672c73ac11c..38ecea805503 100644 --- a/drivers/clk/qcom/dispcc-sm8550.c +++ b/drivers/clk/qcom/dispcc-sm8550.c @@ -345,26 +345,17 @@ static struct clk_rcg2 disp_cc_mdss_dptx0_aux_clk_src = { }, }; -static const struct freq_tbl ftbl_disp_cc_mdss_dptx0_link_clk_src[] = { - F(162000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(270000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(540000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(810000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - { } -}; - static struct clk_rcg2 disp_cc_mdss_dptx0_link_clk_src = { .cmd_rcgr = 0x8170, .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_7, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx0_link_clk_src", .parent_data = disp_cc_parent_data_7, .num_parents = ARRAY_SIZE(disp_cc_parent_data_7), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -418,13 +409,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx1_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx1_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -478,13 +468,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx2_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx2_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -538,13 +527,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx3_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(struct clk_init_data) { .name = "disp_cc_mdss_dptx3_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; From patchwork Wed Apr 24 01:39:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13640938 Received: from mail-lf1-f50.google.com (mail-lf1-f50.google.com [209.85.167.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ACD6B101EC for ; Wed, 24 Apr 2024 01:39:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922777; cv=none; b=A2BWxq/KQWjkqPygXqD90DLYHYb3GPVBLKCuIl/2nf16oKaYlw44XxXXR/hz2YteBcfkO7c/FpfnUSh2B1nqkTO1ODWDgBvIROQaJccKUMgwEo6ukhcpVU2ywrr77qwALYfax6ma5jmXFmwNnZY5XRRDiJEnKtHTCmQzpH+diZ4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713922777; c=relaxed/simple; bh=zB/5/SiVEaWqGONs3bHHf5u8om8piOX61Ct2vWQ8uzE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=enkamRhj8Mj+dxfK2yeIqXR3lMjD73XKkn7MrnOK0Qf/IC/NezWK9PLqNNilgH7PBrhHT/PQbVUQkLHla9nYIK8OLPBgpMUOejbJa19yzKQK7t6q8WpmR2N5wvyDXwi9NHyPj7uFLQb64kMZ7ZLDxGcvRlS3yxc9h+RJN+00Qf0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zv0kPoV9; arc=none smtp.client-ip=209.85.167.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zv0kPoV9" Received: by mail-lf1-f50.google.com with SMTP id 2adb3069b0e04-518a56cdc03so7750373e87.1 for ; Tue, 23 Apr 2024 18:39:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1713922774; x=1714527574; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+0SAcbh24fRWzetmmLWxyCX4LLEoLPaKUr5EKpApP2Y=; b=zv0kPoV9fCfsVnt7Fw8/DEy+RVskbQdhU5oOWAX3f2cyI+QSa8BCC+uJ/vnK/KC6/u 1OYKmtJOBCVtcsGblcqlWiKzFxRDpGBhJqc9B3VAuL9yh1W7LkaZQUFz1mM6MqJCr3aO DL0Kgk4WSEyKH6YcZEf4BQ4jaF0u2MgOk0QVcILoHQxfPbZtoqFN7/1V1z3MsyJzDsjR bPbZpuH0n8BrnMjsv1qdbfMYL+ZMwr74I+CWbS+/ozNOmKTbtYgWs6yLrClOtf6pygXr 3mQJ6sk+0GVMfACJNjEBCymHof1JhXE0F7sTaQ8r5d8tvT2wcUgY6ARVYptEJFbKt4ME zhGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713922774; x=1714527574; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+0SAcbh24fRWzetmmLWxyCX4LLEoLPaKUr5EKpApP2Y=; b=be92jpYDAAaL4s+Hc4oaA/w9fEjYQrQsX5LIPFLC3I4dwoBJ/+6ydJhIf7dWxswnVw XYGN+/fzl6a/OhmWE9hJxCFFtx7EIkLCkNQjg+yseXwEBsWJMqvZ1bBhA2z54tk8Vo5r dblQNYyh8X0+lK6yC2c3jHBtOwchSOaTvz8mVUl81QLMmvIQzyBxiJa2lLdx0w95Za72 MqlFFcc85vILCbtDPzAF3375ZOtnXG97/t6Xvzez98/cxLpk8qfyqFnhpezw3HPoTBf+ YfeYuo5DbUecRsKl02mTdos8oleN+BATvv8YJKWVtZ1sTpLOxz+WrW74s2tSX7xXY9F9 c0wg== X-Gm-Message-State: AOJu0YywMcmhvA9OfLdPW/ZUmy0xMCYzRiKvtpAqPaNMcEfqOFM6aCK+ Rm/fsM+AmSydFHPb5XLMU55GrpXBwbY2Bl9DSzchaAGMd+Tv9OHcWitf/0tYCmw= X-Google-Smtp-Source: AGHT+IGdbQI0R2wOMogLqkeQ21E23IGK/kQjS17BkmhhtGkLD8SfxJi7UWEru7YPXiHAhcrrAeBCJA== X-Received: by 2002:a19:6a14:0:b0:513:b062:98c4 with SMTP id u20-20020a196a14000000b00513b06298c4mr556942lfu.11.1713922773840; Tue, 23 Apr 2024 18:39:33 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id g12-20020a19ac0c000000b0051bb40c7ee7sm308220lfc.185.2024.04.23.18.39.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Apr 2024 18:39:33 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 24 Apr 2024 04:39:32 +0300 Subject: [PATCH v2 4/4] clk: qcom: dispcc-sm8650: fix DisplayPort clocks Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240424-dispcc-dp-clocks-v2-4-b44038f3fa96@linaro.org> References: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> In-Reply-To: <20240424-dispcc-dp-clocks-v2-0-b44038f3fa96@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Konrad Dybcio , Konrad Dybcio , Neil Armstrong Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3525; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=zB/5/SiVEaWqGONs3bHHf5u8om8piOX61Ct2vWQ8uzE=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ5pG0iVJnYX9C7JjFph8MF1o3mPiraS88YJd9gsVG52qk K62GMdORmMWBkYuBlkxRRafgpapMZuSwz7smFoPM4iVCWQKAxenAEwkZCX7/1otyTk3mlaF3JzJ fGxyx7VjP9XqLifanj69kOGU/7vWwvrOPwm+RsU2DN2aM19X8pms3Lj8rMKCs+92+OiHKO0wqej 6PtvuqJOQptDGd10HV+ctuNmvKT7xg8ayzPKrefdl20JLGDzF4n4VyhicT//M82nZ1/U/uZXZu8 2vRtmt95+z+w/DtBsJOq9VctZ6P30hPE3jQbzkrvzo1D2HP0dbV7dMVxNJXJz24dZtc0fvvnm1G /l77azOikVMbvlfobG95dnTx4LBq336rFfZzwy9yfAuwVZtU39GZt3c6keFOTt9/QXe7ZWfWxb7 6Z6btNKXeXXl3c5LLnnGc9daiYqtju+u+9Hx8YNRc1kqAA== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On SM8650 DisplayPort link clocks use frequency tables inherited from the vendor kernel, it is not applicable in the upstream kernel. Drop frequency tables and use clk_byte2_ops for those clocks. This fixes frequency selection in the OPP core (which otherwise attempts to use invalid 810 KHz as DP link rate), also fixing the following message: msm-dp-display af54000.displayport-controller: _opp_config_clk_single: failed to set clock rate: -22 Fixes: 9e939f008338 ("clk: qcom: add the SM8650 Display Clock Controller driver") Reviewed-by: Neil Armstrong Tested-by: Neil Armstrong # on SM8650-HDK Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/dispcc-sm8650.c | 20 ++++---------------- 1 file changed, 4 insertions(+), 16 deletions(-) diff --git a/drivers/clk/qcom/dispcc-sm8650.c b/drivers/clk/qcom/dispcc-sm8650.c index 9539db0d9114..3eb64bcad487 100644 --- a/drivers/clk/qcom/dispcc-sm8650.c +++ b/drivers/clk/qcom/dispcc-sm8650.c @@ -343,26 +343,17 @@ static struct clk_rcg2 disp_cc_mdss_dptx0_aux_clk_src = { }, }; -static const struct freq_tbl ftbl_disp_cc_mdss_dptx0_link_clk_src[] = { - F(162000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(270000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(540000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - F(810000, P_DP0_PHY_PLL_LINK_CLK, 1, 0, 0), - { } -}; - static struct clk_rcg2 disp_cc_mdss_dptx0_link_clk_src = { .cmd_rcgr = 0x8170, .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_7, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(const struct clk_init_data) { .name = "disp_cc_mdss_dptx0_link_clk_src", .parent_data = disp_cc_parent_data_7, .num_parents = ARRAY_SIZE(disp_cc_parent_data_7), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -416,13 +407,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx1_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(const struct clk_init_data) { .name = "disp_cc_mdss_dptx1_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -476,13 +466,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx2_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(const struct clk_init_data) { .name = "disp_cc_mdss_dptx2_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, }; @@ -536,13 +525,12 @@ static struct clk_rcg2 disp_cc_mdss_dptx3_link_clk_src = { .mnd_width = 0, .hid_width = 5, .parent_map = disp_cc_parent_map_3, - .freq_tbl = ftbl_disp_cc_mdss_dptx0_link_clk_src, .clkr.hw.init = &(const struct clk_init_data) { .name = "disp_cc_mdss_dptx3_link_clk_src", .parent_data = disp_cc_parent_data_3, .num_parents = ARRAY_SIZE(disp_cc_parent_data_3), .flags = CLK_SET_RATE_PARENT, - .ops = &clk_rcg2_ops, + .ops = &clk_byte2_ops, }, };