From patchwork Fri May 3 01:37:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan (OSS)" X-Patchwork-Id: 13652257 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2048.outbound.protection.outlook.com [40.107.20.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C508BE574 for ; Fri, 3 May 2024 01:29:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.48 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714699769; cv=fail; b=N6dHSoEjZy5PcKkXfy6lLHmrG4BgZGJrwf2MjgyEkWneb4ZsQWw1E3RhK576Ca0mv3yyzOqjzr4NMw/BgFzyxT7L4DVgVQKfhUyY6v8mGILzryjV7v+UUvQhRDo4E8QbmqtFy341Lfty5eLozXj6BIB2K4ajaRcCo54wDCBCWdo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714699769; c=relaxed/simple; bh=xDHthho3clLMwVkgJtffn/O2I4fbcl26gyOATRJQtI4=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=GE5TgRkr4vWx4tR5a6TBfkLo5RMs+B/94Htasm/F3W4DrqAsCFWtEuOZTEkcmK/RN7yof3UShWiXx2jzSwPFXFgqz/E2dDH9pZ2Zc9zvSbnR4uQmxTw+siUKUeqe7jTFVLIiz5+Ek9hf2DEhY1atVGQHl8BBjBt7kzGuytU9kpU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=GmA5oCZn; arc=fail smtp.client-ip=40.107.20.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="GmA5oCZn" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=RgYVBecdsxeJgMvdm/Tlyk9IK0u//1MAd6x0zT+TY/8nd0dXnB1zdfhtPVXUuanHc6pWya7m76L6v+so27PhEkq+0vZSdIkTkai6APeBC1X0j5O6dLbpItpnu/9RBOlAxUOQNFdEJxuc+AWU24YB5uuPqygsEwGFvVgiIOWMRupA2nl5mHERWcC4b/6Ygy6G5TYcz59ZjNUFCBzX32fYhzj4zqQc963E9RTrq2J/mOIYDUjFWfueJ4ZdQwqK3yjEhX+lraZcCdTwg4UyhiYEbgCafKx/qzuW8+EdrTqSmkkGPKyZrwBQXqCszSe6TdvS72QcfxgUvBzsd8WMajrS4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=N3LuyELaiSC0sVNX2XPvkzFPVBktsV4F8YpUGnJ4zDs=; b=Ub8R4cKyehfkc22knarkSHyH/JYWFaPx980l+dnkgtvJDuMdGNH2iZciF4d7l2RCLwrJfq56yDAMh1OuVA5llvlxU6IpBN/Vi5ovVQ7ni7SEPF1raXW5whgvE7CFJkgP1ShOpjh38AHdQTGs8SlkkFGQLCffrgnBu47jo9fhYxF3CeXKnNfS9v+7jYQOyrsB9hkhrebEeSWMBdnaHI5I4ge8EAG1WsQG4MlC8v9OsOu9hcjNtLpf5k+2Bfc8/uwCaujhqFBsdLzPKEEk2VqzAMKiIgBzJ5Ad0ZrBweWN0mfJKOqj8ML/4U9SO+SBJwqqW8dukOy5iYrECryrxAJkwg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=N3LuyELaiSC0sVNX2XPvkzFPVBktsV4F8YpUGnJ4zDs=; b=GmA5oCZnu9DqHkZRZ8a237vqT5vVmAMQWZ2YrQo763I+4oxbBTRB0hP1Tzl8UKK+aJ6PEAhiniADmicLpJm8oYQg0KJW04hyGj9KaTB4Q9v9NrXDnPvkBcxz7ClfO3D1hDzBeXaxPEOG0XbAbZ9pfDjYsphIcxwAYhvWNdqfVCI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by GV1PR04MB10275.eurprd04.prod.outlook.com (2603:10a6:150:1ad::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.29; Fri, 3 May 2024 01:29:26 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d%4]) with mapi id 15.20.7544.029; Fri, 3 May 2024 01:29:26 +0000 From: "Peng Fan (OSS)" Date: Fri, 03 May 2024 09:37:11 +0800 Subject: [PATCH v4 1/3] dt-bindings: arm: fsl: add i.MX95 19x19 EVK board Message-Id: <20240503-imx95-dts-v3-v4-1-535ddc2bde73@nxp.com> References: <20240503-imx95-dts-v3-v4-0-535ddc2bde73@nxp.com> In-Reply-To: <20240503-imx95-dts-v3-v4-0-535ddc2bde73@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Alexander Stein , Peng Fan , Conor Dooley X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714700249; l=938; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=hxkVlQeaJgJhLHSlZ83jW3veqMTWVj/bEjw+HMyTvrY=; b=+/QNrRGcNan/H/u0BcVR+bCKw6XWTlPP84iazpVnMN/ihb2dTYkKRjP2g7+EpAs6U6oj0GTeP rx/+qw+SKEPBjRyEw/Uy1AlgYwCaQ2tf9awYiZD/BAuIKTyyMtVOTaf X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SG2PR06CA0226.apcprd06.prod.outlook.com (2603:1096:4:68::34) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|GV1PR04MB10275:EE_ X-MS-Office365-Filtering-Correlation-Id: 78013f48-9500-401f-5f19-08dc6b107849 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|52116005|1800799015|7416005|376005|366007|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?FcfYQidoGdMk9pYEWiTeOJZGBKUIGCC?= =?utf-8?q?/E/mhXh00zTZbX7+RiqdkFjL0IDIZ2QuVR1Ax4AUcKDa7X2qhRtsTzkNPs4DlT9KS?= =?utf-8?q?78K5GkuDzp9D0aNq+r/GRmrgL6xrEZik1ryhQxfaFTv0CzO+GT5M/y81KF0rA/dN8?= =?utf-8?q?C35T0Mn9a0CujqfS7A70nK+iw8HUB484HnblG6kfvmzDE2wKMC2IGalSrtMygEycQ?= =?utf-8?q?4smlzV+HekMB+OLtmR46VQzNAV8H7HK27quDtFiu71R+FM4fx4UYpfiyb2n3IYVuK?= =?utf-8?q?EQ6KusRBDPkwG+tkEL84kwH0NM5rixGFrodk9oTx6KwuUeV5N70GtIOkka74F0DG2?= =?utf-8?q?0JUb7o8Lq8Oe0CkOL5EvCktvdcGJwqQyTxgkraj/Y5zCLSREZb2C0tx7f/e6x7Hxh?= =?utf-8?q?YT9lLFQyhZeVd5mhhbQtlt3mrxsOJTWFyZVH7jJNJjtjvC2kU/qfGIa7CtT99euBU?= =?utf-8?q?pRqCxaT9m/cel1zZpZO26KxG5YcmLOlKVAh5CzANRaXPdDrIx/T8wEpDFlCdxaOw+?= =?utf-8?q?cKaGJyBxW3vPQHQDT8RJBIcKq9lld8Jd5YsiJUqw/m8NsjxsPzQ2XGJvZI7OHPC3M?= =?utf-8?q?ZDRrq2KxP5zizw5vbhMQNnnPxQ3EBULBQcBr34YApirYaJq0VeVOr3i1o1M/ETqcA?= =?utf-8?q?YDFdRWBcXWy4n0j1N8clYZZFFsGfF/EzDBj4MO2TkHhm+oKVTUbmHm61hVmJ5OR6Q?= =?utf-8?q?Zh4d59v0nab/1JNzonK0N4O7h2VoD5wHlP/dhvrcYqatvvRPBWckmNQFeU6Hoe1jx?= =?utf-8?q?8s7mZGg+s/fkOQWARHx94Ef/amaBH49WZCWjq+OeCTv8eo3CNpgrpC6okq2ogVpI0?= =?utf-8?q?d4/4J9XIO6Vlr8hJ+K5cW8e0UR2E1p9aEuD/3uO4S3lG08wlEJN/92saH9yCZFMlC?= =?utf-8?q?T3oAYaL2P21JmoGlz2eCVLU+ZA8f41EnmAtzdOtPP40OXijjq0B5+4HqHyLaTXQ1T?= =?utf-8?q?JhALhNjD7DCuPGs/dwyT3+6RbfvL216A2Gb5tb60MkDBvD8eGbd2U+6Sz0vPn9+nm?= =?utf-8?q?f2mRfF/XSGwfSuoK5N9JSbCoPJ00Ee+todMGO3Av0QxkF3HqiNxlHZ8vn497n7wS3?= =?utf-8?q?eipgjv/2nRo/ToEq2qjeBBWpTIGkhxy1kh0Mr44R6fnz/f65pMVZaEi3kG43hVaL6?= =?utf-8?q?7ghArXzkvelOVyHLipR1fWXjlgyBnNuc6wgLJ0Bw6qimu2dXRNaD4uURo1oZXhAld?= =?utf-8?q?6QJSQroQteyCvQZaR1ALs/Q7rKaxSdz4J0fJqtryP1cEOnrp8iwkfBtXoImZuOiSE?= =?utf-8?q?iUj/RJNvD6V9gpkcisXaiR7nM650RlMsPPA=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(52116005)(1800799015)(7416005)(376005)(366007)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?BmmNqZytHkq6oYI+IUYvK7yRELpe?= =?utf-8?q?rCXzWcnB+eNhUcRm4BWG4U2TK+8GPaxEPM3vhUz7AX5Gb3wdP6m7498vHolqNl2fk?= =?utf-8?q?sGxSuRVCevdAKCQ1+K70IdIl13NetBIFzZDl9p73UoY2LBLo6/UPgKhe/9/ApNmu2?= =?utf-8?q?BgiDCG6uH/PduF7ecsHDZvKBPUodo2TS32/BuD980P6MJyOpia68qy9URbt/3+NMv?= =?utf-8?q?SOZNXne9VO1uspv1FqX6SzGCV7M+kFkmZLLSyTAFoXVISWP1uiRH88FYKRAlSK2bi?= =?utf-8?q?HCwO0goMK8Rd9Lf55ca8dlxe2kYd8gdJWvOxaeo0XYNk6fJbQ9Mc4OXIH6Ga9uYSQ?= =?utf-8?q?UWXEOmKB+fw9INlKNNW+p0+5kSmeszMzqoqAK99agQFgx0YDElpbPMfgjyW6BBAqR?= =?utf-8?q?RMWIaIov62YF6bVvfek1AnAPxIfkcZRFWFCwORor0j9fPxxMou6mQTLx8vyjSDQ/t?= =?utf-8?q?9zANdr+jwyRt6nRt2skvQySs2S2tmf1dmgChHT68YVp6rbKDRYu9OEyqYECmsikFJ?= =?utf-8?q?UEZ6v77Po8TdClgTkl/ufmAhqJSQcr62vDej/m5dT361/LlYh+ikpF868zHnKl4T9?= =?utf-8?q?s4DXj6nK/Csq40hiUskvKMKUyMoX7++Cz8ubTyrVY01Y+MTe63yIBvKtVRPci6XcU?= =?utf-8?q?IOKdKbKw3yAt2Ur1qLBXK3P45E+yeLeEew9zDRqQyYOOAkDUEJGq9nCwMixJwotje?= =?utf-8?q?u+oSw1RitqxhLwJ43YBvNNDhora16Z/dC03v4QMh4gboQuZlkNNw4D1fNTZjhYv7V?= =?utf-8?q?VpO+GoAr5vQCF2HWbL9yC1ja7gwX/hP71wmRcaOA8E5exo8+CIiIju4/vslEkIt9h?= =?utf-8?q?G92fG+A36jL9u+ub0eJ4ZOn5wLZ1iPK4nKqyfOOWJiqNCEqxvGhVEvfoQqN4iMKcF?= =?utf-8?q?ZiMyjR24kgEtV2BV/cq67GHCGIo262Rx14w6dagdnsFKJZuhXiEc5NQIkoEAkVKOT?= =?utf-8?q?B3JL99NKU3JLWGup+VrGptPz5srzeOOE0+mcXSqktlprFlNQYfT8TUH1uqPZ7VNuC?= =?utf-8?q?WNV5as1Bmp9e6S+vGKHIaimRv2LctiYkuHwEVRxmdjTwLvWHlO9rHDBWaFDbC7qcQ?= =?utf-8?q?4cuEdvByKh3yrLMPWw8W+5Bp1huoGjb6l5pdHzinrK0WLQxJ7ap0CQitzOY7GzPPo?= =?utf-8?q?FLvRwFStqKBLKH9woT3LqZi4b4JfjJru/8qGPTh4zkHXnUkHg+lWgF/H4GKvyO5hU?= =?utf-8?q?5U6hUs7K9c01YV/UABPcf4nDpxwCGS+waA2fy8g16QdV7oiJw0f6R0plQAvGFOgjl?= =?utf-8?q?oeX32fsnWjejpSTk4uS9pkzPV4PqPBZCGClYram47YSP50S6G+Vb8MuA0VmadXjFZ?= =?utf-8?q?R5xdGhF8xQZR0tplx3xicyizMOWOQc9KiR292bkbTSoLgL3V26ocyQgwbURTXHxs2?= =?utf-8?q?udrT25KaIjv1zHjiwN+tUGZqs2F+KJSUhLTCKx+gHKqnyVDbofFTWFZNKOawdex7g?= =?utf-8?q?GBSLMX1ClkJoUyjISXsCEYngvUEr9EAhboe6AfAkxnNB9dGZ7FECoHb4zT2DdJEIx?= =?utf-8?q?ZrTffhknUC8k?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 78013f48-9500-401f-5f19-08dc6b107849 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 May 2024 01:29:26.2415 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: //pCiyfm6g/x585jSawH1c3msif91G2BbfGBeAHAs/H+QgMhUbs6xlOEjQIkXS/ljBOOmp79J8XeZZm/5e+UhQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR04MB10275 From: Peng Fan Add DT compatible string for NXP i.MX95 19x19 EVK board. Acked-by: Conor Dooley Signed-off-by: Peng Fan --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 6d185d09cb6a..5c9014087c17 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1275,6 +1275,12 @@ properties: - fsl,imx93-11x11-evk # i.MX93 11x11 EVK Board - const: fsl,imx93 + - description: i.MX95 based Boards + items: + - enum: + - fsl,imx95-19x19-evk # i.MX95 19x19 EVK Board + - const: fsl,imx95 + - description: i.MXRT1050 based Boards items: - enum: From patchwork Fri May 3 01:37:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan (OSS)" X-Patchwork-Id: 13652258 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2052.outbound.protection.outlook.com [40.107.20.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79A681799D for ; Fri, 3 May 2024 01:29:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.52 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714699778; cv=fail; b=HiXStZuFaUAaTcdVbPeNedBZ17PFevSOtpS1HCw2E1Kd9wElbk6bX/2VPuqqzrXju5agMAUzJ21S6nMiF6zINZQsaNkGIP87NoEKaQnTuivWau3NUS2+9Is73jNCDTrVJdpxElkmaJmWBId6/L7qkyvHyoW3tkJTJE3GcdNaDyY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714699778; c=relaxed/simple; bh=lgfKsOs39zkbopL/UC2EhWzaHG7G2rZQ8k9ScAwzvm8=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=ElCQEgVWmXQuAD5T/1dmMuQKiBnIdOisj4VbUqkWqFaoR+M0SIx9fRBjiyXOjHml61ACHqkexzK1RDXK8yUHnPLokl7qCt6KWXw+5lbSUUeg/dgiDGKjcXPPqvJdfovhlyRxI92q1OhY7bEX4yJxPqslKpCThwihwH+v47aZMHA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=AsJW0YKl; arc=fail smtp.client-ip=40.107.20.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="AsJW0YKl" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IyWge/wIqGvFffd7uXATt+oijqpSGyijpmD99/WxasiFPWXFxQ9GZEu0EhS5phNEtEMoGt3ctqOmwREAw1qELszY/XZYbgYhM+uml+Q6F8MITAzwY4ChPOOxByWcDmWM8FHydSv274R7Uyi4i1TBI6PmEz+1S9jFHi/VTJs7v786mWekckifAPXUsmTla0qv32ysVbm5ReyYfz/fQZrv9SScni3YC+XmofEZfW3N+hAz0jKeZHA2CUCRTZ8kXtpXSDt+Xs/W3i9RhInz+8KVfhnX40gX9PMK/kWhKI4iXGzLf59UutGNQQISlWL8aWib2oYcqHDNOZaUngWFhhuVzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=i3Bw11KfKO2Qx/Fifuyj344ggS8Fi2lntKe+dtXMtZM=; b=WDYUzDO46KeFG19B7ArqsAG0wkxbMXQwzAEwQi1InkZQD/HaW2DE0HAoS2mHwjzOpdVdnPzLSaHNt+yXRuK2e3q3uWZKxLS4/cr1jTsWGigdEo3iDbZxVE/zkTzDoCsFe2OBnSjyCo1hNrz6DeyqcxYDGfMKtcc1ovJdU1DP1ipIRq4JKxcwLXxF5xnoxg5w1gpw44qLqpg+2CNC84G7N0ClVvuZuKtuMEgYoamUzz7iqIBd5gWOYQSAO67naqLej4krgJgmCpV8ce9BuivaHb86ANyghq4jAH03SbqF2KZMbAHHGeGptfrUr5EnZ7jcp1GULX7hvLUNbRXkKdWkVA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=i3Bw11KfKO2Qx/Fifuyj344ggS8Fi2lntKe+dtXMtZM=; b=AsJW0YKlQ9+qe72opkQVq7+vYGd5lAF9PSBXjBru3jx6HixS6ikmFAIhg5KOuNDINaTzPMv3ZToXKOKi2FONjVzOb0VTzX0xyMoZqO9Z0WfhAP2+9StQVZoIU31RdaLUDBKQYHHf3nSHst5hDt53IiCpFDkS8Vd/2RHMrDFekEc= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by GV1PR04MB10275.eurprd04.prod.outlook.com (2603:10a6:150:1ad::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.29; Fri, 3 May 2024 01:29:31 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d%4]) with mapi id 15.20.7544.029; Fri, 3 May 2024 01:29:30 +0000 From: "Peng Fan (OSS)" Date: Fri, 03 May 2024 09:37:12 +0800 Subject: [PATCH v4 2/3] arm64: dts: freescale: add i.MX95 basic dtsi Message-Id: <20240503-imx95-dts-v3-v4-2-535ddc2bde73@nxp.com> References: <20240503-imx95-dts-v3-v4-0-535ddc2bde73@nxp.com> In-Reply-To: <20240503-imx95-dts-v3-v4-0-535ddc2bde73@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Alexander Stein , Peng Fan X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714700249; l=44236; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=AtjugHcI9HNyr1G6rniH2Lg3z9nEU+PbXsOGeLXdz74=; b=Su4fhc8omv5ztJ76FcoiaKdhjszPZoNpikxqECxCseWWFERmioKvfHDPDg2VDEcUUIwjNmby2 arDPI+gUsw5ARj581Ka+ZHugBYY+y/G7JtIcy1TdcROzS/ey92IceSh X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SG2PR06CA0226.apcprd06.prod.outlook.com (2603:1096:4:68::34) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|GV1PR04MB10275:EE_ X-MS-Office365-Filtering-Correlation-Id: ebfb5af3-a63f-41c2-4a4b-08dc6b107afa X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|52116005|1800799015|7416005|376005|366007|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?Rt0oXOwz4qSQH/EgqxAI/rHd/PlTRlg?= =?utf-8?q?PMNlUKA14JSnjeB3NPgVLU9El9qP2ZleUWOmotU036zllroQm6fbaNX31H7IMesQk?= =?utf-8?q?U/C6Jghiy5i5BA2MN7y0G2sjLGg+n1RoEN66mfR0MGF0WAkbgxkdj2k85eNKa5t2G?= =?utf-8?q?37GI7sK1iGHiDnGaGGHEbCgmQYiF+UC9LenZjPT4xoDpw7Hfr4ApmEOlU8ZZEFJbu?= =?utf-8?q?zdrqoxpxp/CPkFrw21miNLBQdoUO4Mz2bzs8x6oAQIp0IAa+gt9YzXDW1MZT5iWdN?= =?utf-8?q?BzfTB4JqfPd02gmiXoLHXUVtRiQDJLtJKQ4OCLeei9oedQfJSOh582MKbLrUeaMyk?= =?utf-8?q?dz5q19ny4TK44Z91G+cEDCv6p1atPzEJVHWQwxY2v8DmOC1hggC5FX40E9lmgzR/+?= =?utf-8?q?0DHXswM5PrFEYiirIHG+chv5TXsYzpVbqlm4STae9InedJAUnaHlKBFzIGEsDRT59?= =?utf-8?q?JCahNR2nHDmvdejvPXYrWpLycYu+2J4J3j90ezMpSaeEs3WHm0zoyh5khLw6roide?= =?utf-8?q?xeqXXVvqy8LnRuGsNbwt740q8Z01hvbMcLxWYp+O8JbyOx1AJAMtqzixehX7aHuRt?= =?utf-8?q?pgD5qEW+FnZp0oTCFWXGsXBFOtge6uktSSjTOeqP9erh9iOerH4Xd6Vo8REHbY5re?= =?utf-8?q?SwlRc8ZqUgb7wiz2k1LJ1jFL6XjXMnulcN6FYDWVk3wztFz5yLo6BIgXQGJ92CRQt?= =?utf-8?q?y277ctTeO6uCXI3QZQM7uOCSRWK1hNuUffC/VhUC2CDHiIqRUz+KGtVFhyuXPvdnP?= =?utf-8?q?8mP41CjEIqeLR5uAT0MJcHcy6QDEmIEAplX4m53GVLcp8HJIq0i34fS6647ebmGt/?= =?utf-8?q?zG/wz1RBGbVRbBWMwvdWFrAL74NXO8VgwPy8XB18FsICFMoc64Y0LlGYm4T/n9ytF?= =?utf-8?q?SVqXMMvvHY9MNS8v+yczsorpvJcxcLs4AgljYDBo+B/Up1pDLumFnZ+WtWLGRQZLD?= =?utf-8?q?RzL/F4SZ7mBEo+ARtoe+Po2Pn3XLk/8TAzq7tjglgiX7PCXHF94Q80QCQnGp4bToy?= =?utf-8?q?NXaWBfSCRniFWe/ipOmRv1rtSY/mqoMEhUMYgL93yxx6RxKRnlV9kU/FCoGQ10cxe?= =?utf-8?q?U1xahspTS2ScRcpj7tbbMeGeu4rDbJ/Hz3XSDfeosCzvhLk834HN+LCXDJpLZHwk+?= =?utf-8?q?VzxBzBZMvS5YGa6ydC/wDS1hlq3p8sO7MNUPp33+MHnPpkVDJAwSF7c+m8zjHWEyj?= =?utf-8?q?q0Rz/n7DHEMTDIRt4bLIiDXkb3+KTaAkDM9YBbYgRHKJ43BLCz8wKAeA/Nx0uHCzn?= =?utf-8?q?MEfJwkdlvNK/YX6HdL2GvXj0I2s6++iLu5w=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(52116005)(1800799015)(7416005)(376005)(366007)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?dd4poMJgUo3P3ULOeO/MzFZxw90T?= =?utf-8?q?GpRcRXVZC2Mh5MfqXQvNGYKjwuftnvOw67pwTb4GW2oSTF5QjxaV5ixYitBvgFSaj?= =?utf-8?q?bgezLq1R65qr+2a+OQSJiooR927eyZg7wZ4D68q/M+Ipi0hOEwLs4GfnMGCU0hu4T?= =?utf-8?q?I2RNd+iBQdpBvzACZCiGTfsJir/23O30Zt1/rYfwOoX8GtGHkcqs1h10Z9K045M+P?= =?utf-8?q?gxMSr/4w7csLRzLfwqBihx0OZMgfm6B7YdP95t8ygofg96/VKmMr8Ul9VeJHPZHD6?= =?utf-8?q?i0ygNSg6tuv/kz4R3kMZ5cjC9X6VvSWfw/D0dGHox4U9Wmc/OiX1+UUz4QsoH+Xtd?= =?utf-8?q?8iry+He9Z6qzDt2S5/iyhx5Tn52nTJSIygQRHaKtk2ioeayvmie9dmxVP76/gce8i?= =?utf-8?q?WYSSX1VLImCd2eiOtCzCyYDSZSpe6EtFkirBeT7fPEsOwBE5lb0TVZntagxvpS6D/?= =?utf-8?q?vwzyA3tI2PfdqiiQ2YkH4qV1bRmT6NVWsM/7oPlP4EPaeERh+sEmrSueiTyp3bUg1?= =?utf-8?q?hn17MLi9EuZYxfGvUhJlkl9LdO2XQdAwXBA/zlscSnOr0w6xnF2okdpNB8SVDhC6f?= =?utf-8?q?n7EV1KnZn8Ztxp5+UGdViQhYT2NTQiY594zeejQ5zI8PqJmUeRSCCQmI5jldqn4Xu?= =?utf-8?q?mYSPMseFWIhkqi9C9oF9QSw9OeDwvdKXrZiZnrug5VKQfZfCHTfIoLmPkyeflHu/S?= =?utf-8?q?78OUjts06uj+9ivXEe2PYX1RTTHR2T8rcSgS5HDzhJVizBV1QQKJ6ILFFSYjXAGon?= =?utf-8?q?HfKA+IX8M79wdDKZP+8OEhZOCz5iU9GcKhZG4PJPZJg7+WsdAE7QaXU5Pmtzv7uB8?= =?utf-8?q?nx6YDYXQcMZg8oxQi5oOLg8gPKZBOR9IzkufKwxaqKbWxIjhzrdegjlsQihS8PNTg?= =?utf-8?q?BY2KcRga0MBG9BKrcmPhoa6amUEQkszCqrWQzYLuzGbgvOlrvyfQMA/uLpgZmTgDo?= =?utf-8?q?RcCObc9+HP47svtEHiCDMMjJJ+Wzm6tnsP59lE4zgv/nWJQDzpjQqB5dJK7FBWms/?= =?utf-8?q?COB9CgrJTnRh+Dr0iPN9Lppd4yfUv193EmuGv7g8mi4wFyP6lYYK2A+OTPw+xnUB+?= =?utf-8?q?9uW3VOpHz4xnQDZ5kWgndyEPeyuubz1AlMNCYugfxRwK6ndzbKqR6YeCTq4Q5zp+4?= =?utf-8?q?xULnnjCSzGSFNLAKoCl3W/zYz4P4x6n2O/TS1AnwEtNyscWG2H+tA6uqnoUs4a2+t?= =?utf-8?q?ODmXin3jZa9NuUKldXpX6OPiti4+2ILUrZ25HV49reao8MKqhF3Raf6R3VPgaKOVR?= =?utf-8?q?yFnt3DdcN39N7DHXu35fBfyJomTlnq0che0fyr962USchkShWiXw21KrMthDah+GD?= =?utf-8?q?d9NyU7ig6pEgqKSDVlgp3dk0U26mlPRMm+lHwFm3wz+0B7ymtVCtn6eck2hrFpFxh?= =?utf-8?q?rtuJXK0hXIhxrXlUqnPX/ttMPvQWFkGwv7MyMzeL4TmO1WRdaAT5sG1o0nKH4lsub?= =?utf-8?q?O6gAEBO+BmCEPYRjfzpoB9xJmU81BrtMeNb7BwSUpjBHca8uGQScNgKEJLBF2E8ug?= =?utf-8?q?3tBBMlosRYPE?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: ebfb5af3-a63f-41c2-4a4b-08dc6b107afa X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 May 2024 01:29:30.9399 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: YD6qWBduhz6WRQbFKZWJMYX/bGyQaMIO8oib+CLjobvZ9yvDb0/2DlnCb9xjDuQMdNCSWjinegHYI8EQczpDeQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR04MB10275 From: Peng Fan i.MX95 features 6 A55 Cores, ARM Mali GPU, ISP, ML acceleration NPU, and Edgelock secure enclave security. This patch is to add a minimal dtsi, with cpu cores, coresight, scmi, gic, uart, mu, sdhc, lpi2c added. Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/imx95-clock.h | 187 +++++ arch/arm64/boot/dts/freescale/imx95-power.h | 55 ++ arch/arm64/boot/dts/freescale/imx95.dtsi | 1049 +++++++++++++++++++++++++++ 3 files changed, 1291 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx95-clock.h b/arch/arm64/boot/dts/freescale/imx95-clock.h new file mode 100644 index 000000000000..5badaace3148 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-clock.h @@ -0,0 +1,187 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR MIT */ +/* + * Copyright 2024 NXP + */ + +#ifndef __CLOCK_IMX95_H +#define __CLOCK_IMX95_H + +/* The index should match i.MX95 SCMI Firmware */ +#define IMX95_CLK_32K 1 +#define IMX95_CLK_24M 2 +#define IMX95_CLK_FRO 3 +#define IMX95_CLK_SYSPLL1_VCO 4 +#define IMX95_CLK_SYSPLL1_PFD0_UNGATED 5 +#define IMX95_CLK_SYSPLL1_PFD0 6 +#define IMX95_CLK_SYSPLL1_PFD0_DIV2 7 +#define IMX95_CLK_SYSPLL1_PFD1_UNGATED 8 +#define IMX95_CLK_SYSPLL1_PFD1 9 +#define IMX95_CLK_SYSPLL1_PFD1_DIV2 10 +#define IMX95_CLK_SYSPLL1_PFD2_UNGATED 11 +#define IMX95_CLK_SYSPLL1_PFD2 12 +#define IMX95_CLK_SYSPLL1_PFD2_DIV2 13 +#define IMX95_CLK_AUDIOPLL1_VCO 14 +#define IMX95_CLK_AUDIOPLL1 15 +#define IMX95_CLK_AUDIOPLL2_VCO 16 +#define IMX95_CLK_AUDIOPLL2 17 +#define IMX95_CLK_VIDEOPLL1_VCO 18 +#define IMX95_CLK_VIDEOPLL1 19 +#define IMX95_CLK_RESERVED20 20 +#define IMX95_CLK_RESERVED21 21 +#define IMX95_CLK_RESERVED22 22 +#define IMX95_CLK_RESERVED23 23 +#define IMX95_CLK_ARMPLL_VCO 24 +#define IMX95_CLK_ARMPLL_PFD0_UNGATED 25 +#define IMX95_CLK_ARMPLL_PFD0 26 +#define IMX95_CLK_ARMPLL_PFD1_UNGATED 27 +#define IMX95_CLK_ARMPLL_PFD1 28 +#define IMX95_CLK_ARMPLL_PFD2_UNGATED 29 +#define IMX95_CLK_ARMPLL_PFD2 30 +#define IMX95_CLK_ARMPLL_PFD3_UNGATED 31 +#define IMX95_CLK_ARMPLL_PFD3 32 +#define IMX95_CLK_DRAMPLL_VCO 33 +#define IMX95_CLK_DRAMPLL 34 +#define IMX95_CLK_HSIOPLL_VCO 35 +#define IMX95_CLK_HSIOPLL 36 +#define IMX95_CLK_LDBPLL_VCO 37 +#define IMX95_CLK_LDBPLL 38 +#define IMX95_CLK_EXT1 39 +#define IMX95_CLK_EXT2 40 + +#define IMX95_CCM_NUM_CLK_SRC 41 + +#define IMX95_CLK_ADC (IMX95_CCM_NUM_CLK_SRC + 0) +#define IMX95_CLK_TMU (IMX95_CCM_NUM_CLK_SRC + 1) +#define IMX95_CLK_BUSAON (IMX95_CCM_NUM_CLK_SRC + 2) +#define IMX95_CLK_CAN1 (IMX95_CCM_NUM_CLK_SRC + 3) +#define IMX95_CLK_I3C1 (IMX95_CCM_NUM_CLK_SRC + 4) +#define IMX95_CLK_I3C1SLOW (IMX95_CCM_NUM_CLK_SRC + 5) +#define IMX95_CLK_LPI2C1 (IMX95_CCM_NUM_CLK_SRC + 6) +#define IMX95_CLK_LPI2C2 (IMX95_CCM_NUM_CLK_SRC + 7) +#define IMX95_CLK_LPSPI1 (IMX95_CCM_NUM_CLK_SRC + 8) +#define IMX95_CLK_LPSPI2 (IMX95_CCM_NUM_CLK_SRC + 9) +#define IMX95_CLK_LPTMR1 (IMX95_CCM_NUM_CLK_SRC + 10) +#define IMX95_CLK_LPUART1 (IMX95_CCM_NUM_CLK_SRC + 11) +#define IMX95_CLK_LPUART2 (IMX95_CCM_NUM_CLK_SRC + 12) +#define IMX95_CLK_M33 (IMX95_CCM_NUM_CLK_SRC + 13) +#define IMX95_CLK_M33SYSTICK (IMX95_CCM_NUM_CLK_SRC + 14) +#define IMX95_CLK_MQS1 (IMX95_CCM_NUM_CLK_SRC + 15) +#define IMX95_CLK_PDM (IMX95_CCM_NUM_CLK_SRC + 16) +#define IMX95_CLK_SAI1 (IMX95_CCM_NUM_CLK_SRC + 17) +#define IMX95_CLK_SENTINEL (IMX95_CCM_NUM_CLK_SRC + 18) +#define IMX95_CLK_TPM2 (IMX95_CCM_NUM_CLK_SRC + 19) +#define IMX95_CLK_TSTMR1 (IMX95_CCM_NUM_CLK_SRC + 20) +#define IMX95_CLK_CAMAPB (IMX95_CCM_NUM_CLK_SRC + 21) +#define IMX95_CLK_CAMAXI (IMX95_CCM_NUM_CLK_SRC + 22) +#define IMX95_CLK_CAMCM0 (IMX95_CCM_NUM_CLK_SRC + 23) +#define IMX95_CLK_CAMISI (IMX95_CCM_NUM_CLK_SRC + 24) +#define IMX95_CLK_MIPIPHYCFG (IMX95_CCM_NUM_CLK_SRC + 25) +#define IMX95_CLK_MIPIPHYPLLBYPASS (IMX95_CCM_NUM_CLK_SRC + 26) +#define IMX95_CLK_MIPIPHYPLLREF (IMX95_CCM_NUM_CLK_SRC + 27) +#define IMX95_CLK_MIPITESTBYTE (IMX95_CCM_NUM_CLK_SRC + 28) +#define IMX95_CLK_A55 (IMX95_CCM_NUM_CLK_SRC + 29) +#define IMX95_CLK_A55MTRBUS (IMX95_CCM_NUM_CLK_SRC + 30) +#define IMX95_CLK_A55PERIPH (IMX95_CCM_NUM_CLK_SRC + 31) +#define IMX95_CLK_DRAMALT (IMX95_CCM_NUM_CLK_SRC + 32) +#define IMX95_CLK_DRAMAPB (IMX95_CCM_NUM_CLK_SRC + 33) +#define IMX95_CLK_DISPAPB (IMX95_CCM_NUM_CLK_SRC + 34) +#define IMX95_CLK_DISPAXI (IMX95_CCM_NUM_CLK_SRC + 35) +#define IMX95_CLK_DISPDP (IMX95_CCM_NUM_CLK_SRC + 36) +#define IMX95_CLK_DISPOCRAM (IMX95_CCM_NUM_CLK_SRC + 37) +#define IMX95_CLK_DISPUSB31 (IMX95_CCM_NUM_CLK_SRC + 38) +#define IMX95_CLK_DISP1PIX (IMX95_CCM_NUM_CLK_SRC + 39) +#define IMX95_CLK_DISP2PIX (IMX95_CCM_NUM_CLK_SRC + 40) +#define IMX95_CLK_DISP3PIX (IMX95_CCM_NUM_CLK_SRC + 41) +#define IMX95_CLK_GPUAPB (IMX95_CCM_NUM_CLK_SRC + 42) +#define IMX95_CLK_GPU (IMX95_CCM_NUM_CLK_SRC + 43) +#define IMX95_CLK_HSIOACSCAN480M (IMX95_CCM_NUM_CLK_SRC + 44) +#define IMX95_CLK_HSIOACSCAN80M (IMX95_CCM_NUM_CLK_SRC + 45) +#define IMX95_CLK_HSIO (IMX95_CCM_NUM_CLK_SRC + 46) +#define IMX95_CLK_HSIOPCIEAUX (IMX95_CCM_NUM_CLK_SRC + 47) +#define IMX95_CLK_HSIOPCIETEST160M (IMX95_CCM_NUM_CLK_SRC + 48) +#define IMX95_CLK_HSIOPCIETEST400M (IMX95_CCM_NUM_CLK_SRC + 49) +#define IMX95_CLK_HSIOPCIETEST500M (IMX95_CCM_NUM_CLK_SRC + 50) +#define IMX95_CLK_HSIOUSBTEST50M (IMX95_CCM_NUM_CLK_SRC + 51) +#define IMX95_CLK_HSIOUSBTEST60M (IMX95_CCM_NUM_CLK_SRC + 52) +#define IMX95_CLK_BUSM7 (IMX95_CCM_NUM_CLK_SRC + 53) +#define IMX95_CLK_M7 (IMX95_CCM_NUM_CLK_SRC + 54) +#define IMX95_CLK_M7SYSTICK (IMX95_CCM_NUM_CLK_SRC + 55) +#define IMX95_CLK_BUSNETCMIX (IMX95_CCM_NUM_CLK_SRC + 56) +#define IMX95_CLK_ENET (IMX95_CCM_NUM_CLK_SRC + 57) +#define IMX95_CLK_ENETPHYTEST200M (IMX95_CCM_NUM_CLK_SRC + 58) +#define IMX95_CLK_ENETPHYTEST500M (IMX95_CCM_NUM_CLK_SRC + 59) +#define IMX95_CLK_ENETPHYTEST667M (IMX95_CCM_NUM_CLK_SRC + 60) +#define IMX95_CLK_ENETREF (IMX95_CCM_NUM_CLK_SRC + 61) +#define IMX95_CLK_ENETTIMER1 (IMX95_CCM_NUM_CLK_SRC + 62) +#define IMX95_CLK_MQS2 (IMX95_CCM_NUM_CLK_SRC + 63) +#define IMX95_CLK_SAI2 (IMX95_CCM_NUM_CLK_SRC + 64) +#define IMX95_CLK_NOCAPB (IMX95_CCM_NUM_CLK_SRC + 65) +#define IMX95_CLK_NOC (IMX95_CCM_NUM_CLK_SRC + 66) +#define IMX95_CLK_NPUAPB (IMX95_CCM_NUM_CLK_SRC + 67) +#define IMX95_CLK_NPU (IMX95_CCM_NUM_CLK_SRC + 68) +#define IMX95_CLK_CCMCKO1 (IMX95_CCM_NUM_CLK_SRC + 69) +#define IMX95_CLK_CCMCKO2 (IMX95_CCM_NUM_CLK_SRC + 70) +#define IMX95_CLK_CCMCKO3 (IMX95_CCM_NUM_CLK_SRC + 71) +#define IMX95_CLK_CCMCKO4 (IMX95_CCM_NUM_CLK_SRC + 72) +#define IMX95_CLK_VPUAPB (IMX95_CCM_NUM_CLK_SRC + 73) +#define IMX95_CLK_VPU (IMX95_CCM_NUM_CLK_SRC + 74) +#define IMX95_CLK_VPUDSP (IMX95_CCM_NUM_CLK_SRC + 75) +#define IMX95_CLK_VPUJPEG (IMX95_CCM_NUM_CLK_SRC + 76) +#define IMX95_CLK_AUDIOXCVR (IMX95_CCM_NUM_CLK_SRC + 77) +#define IMX95_CLK_BUSWAKEUP (IMX95_CCM_NUM_CLK_SRC + 78) +#define IMX95_CLK_CAN2 (IMX95_CCM_NUM_CLK_SRC + 79) +#define IMX95_CLK_CAN3 (IMX95_CCM_NUM_CLK_SRC + 80) +#define IMX95_CLK_CAN4 (IMX95_CCM_NUM_CLK_SRC + 81) +#define IMX95_CLK_CAN5 (IMX95_CCM_NUM_CLK_SRC + 82) +#define IMX95_CLK_FLEXIO1 (IMX95_CCM_NUM_CLK_SRC + 83) +#define IMX95_CLK_FLEXIO2 (IMX95_CCM_NUM_CLK_SRC + 84) +#define IMX95_CLK_FLEXSPI1 (IMX95_CCM_NUM_CLK_SRC + 85) +#define IMX95_CLK_I3C2 (IMX95_CCM_NUM_CLK_SRC + 86) +#define IMX95_CLK_I3C2SLOW (IMX95_CCM_NUM_CLK_SRC + 87) +#define IMX95_CLK_LPI2C3 (IMX95_CCM_NUM_CLK_SRC + 88) +#define IMX95_CLK_LPI2C4 (IMX95_CCM_NUM_CLK_SRC + 89) +#define IMX95_CLK_LPI2C5 (IMX95_CCM_NUM_CLK_SRC + 90) +#define IMX95_CLK_LPI2C6 (IMX95_CCM_NUM_CLK_SRC + 91) +#define IMX95_CLK_LPI2C7 (IMX95_CCM_NUM_CLK_SRC + 92) +#define IMX95_CLK_LPI2C8 (IMX95_CCM_NUM_CLK_SRC + 93) +#define IMX95_CLK_LPSPI3 (IMX95_CCM_NUM_CLK_SRC + 94) +#define IMX95_CLK_LPSPI4 (IMX95_CCM_NUM_CLK_SRC + 95) +#define IMX95_CLK_LPSPI5 (IMX95_CCM_NUM_CLK_SRC + 96) +#define IMX95_CLK_LPSPI6 (IMX95_CCM_NUM_CLK_SRC + 97) +#define IMX95_CLK_LPSPI7 (IMX95_CCM_NUM_CLK_SRC + 98) +#define IMX95_CLK_LPSPI8 (IMX95_CCM_NUM_CLK_SRC + 99) +#define IMX95_CLK_LPTMR2 (IMX95_CCM_NUM_CLK_SRC + 100) +#define IMX95_CLK_LPUART3 (IMX95_CCM_NUM_CLK_SRC + 101) +#define IMX95_CLK_LPUART4 (IMX95_CCM_NUM_CLK_SRC + 102) +#define IMX95_CLK_LPUART5 (IMX95_CCM_NUM_CLK_SRC + 103) +#define IMX95_CLK_LPUART6 (IMX95_CCM_NUM_CLK_SRC + 104) +#define IMX95_CLK_LPUART7 (IMX95_CCM_NUM_CLK_SRC + 105) +#define IMX95_CLK_LPUART8 (IMX95_CCM_NUM_CLK_SRC + 106) +#define IMX95_CLK_SAI3 (IMX95_CCM_NUM_CLK_SRC + 107) +#define IMX95_CLK_SAI4 (IMX95_CCM_NUM_CLK_SRC + 108) +#define IMX95_CLK_SAI5 (IMX95_CCM_NUM_CLK_SRC + 109) +#define IMX95_CLK_SPDIF (IMX95_CCM_NUM_CLK_SRC + 110) +#define IMX95_CLK_SWOTRACE (IMX95_CCM_NUM_CLK_SRC + 111) +#define IMX95_CLK_TPM4 (IMX95_CCM_NUM_CLK_SRC + 112) +#define IMX95_CLK_TPM5 (IMX95_CCM_NUM_CLK_SRC + 113) +#define IMX95_CLK_TPM6 (IMX95_CCM_NUM_CLK_SRC + 114) +#define IMX95_CLK_TSTMR2 (IMX95_CCM_NUM_CLK_SRC + 115) +#define IMX95_CLK_USBPHYBURUNIN (IMX95_CCM_NUM_CLK_SRC + 116) +#define IMX95_CLK_USDHC1 (IMX95_CCM_NUM_CLK_SRC + 117) +#define IMX95_CLK_USDHC2 (IMX95_CCM_NUM_CLK_SRC + 118) +#define IMX95_CLK_USDHC3 (IMX95_CCM_NUM_CLK_SRC + 119) +#define IMX95_CLK_V2XPK (IMX95_CCM_NUM_CLK_SRC + 120) +#define IMX95_CLK_WAKEUPAXI (IMX95_CCM_NUM_CLK_SRC + 121) +#define IMX95_CLK_XSPISLVROOT (IMX95_CCM_NUM_CLK_SRC + 122) +#define IMX95_CLK_SEL_EXT (IMX95_CCM_NUM_CLK_SRC + 123 + 0) +#define IMX95_CLK_SEL_A55C0 (IMX95_CCM_NUM_CLK_SRC + 123 + 1) +#define IMX95_CLK_SEL_A55C1 (IMX95_CCM_NUM_CLK_SRC + 123 + 2) +#define IMX95_CLK_SEL_A55C2 (IMX95_CCM_NUM_CLK_SRC + 123 + 3) +#define IMX95_CLK_SEL_A55C3 (IMX95_CCM_NUM_CLK_SRC + 123 + 4) +#define IMX95_CLK_SEL_A55C4 (IMX95_CCM_NUM_CLK_SRC + 123 + 5) +#define IMX95_CLK_SEL_A55C5 (IMX95_CCM_NUM_CLK_SRC + 123 + 6) +#define IMX95_CLK_SEL_A55P (IMX95_CCM_NUM_CLK_SRC + 123 + 7) +#define IMX95_CLK_SEL_DRAM (IMX95_CCM_NUM_CLK_SRC + 123 + 8) +#define IMX95_CLK_SEL_TEMPSENSE (IMX95_CCM_NUM_CLK_SRC + 123 + 9) + +#endif /* __DT_BINDINGS_CLOCK_IMX95_H */ diff --git a/arch/arm64/boot/dts/freescale/imx95-power.h b/arch/arm64/boot/dts/freescale/imx95-power.h new file mode 100644 index 000000000000..a43779317fed --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-power.h @@ -0,0 +1,55 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright 2024 NXP + */ + +#ifndef __IMX95_POWER_H__ +#define __IMX95_POWER_H__ + +#define IMX95_PD_ANA 0 +#define IMX95_PD_AON 1 +#define IMX95_PD_BBSM 2 +#define IMX95_PD_CAMERA 3 +#define IMX95_PD_CCMSRCGPC 4 +#define IMX95_PD_A55C0 5 +#define IMX95_PD_A55C1 6 +#define IMX95_PD_A55C2 7 +#define IMX95_PD_A55C3 8 +#define IMX95_PD_A55C4 9 +#define IMX95_PD_A55C5 10 +#define IMX95_PD_A55P 11 +#define IMX95_PD_DDR 12 +#define IMX95_PD_DISPLAY 13 +#define IMX95_PD_GPU 14 +#define IMX95_PD_HSIO_TOP 15 +#define IMX95_PD_HSIO_WAON 16 +#define IMX95_PD_M7 17 +#define IMX95_PD_NETC 18 +#define IMX95_PD_NOC 19 +#define IMX95_PD_NPU 20 +#define IMX95_PD_VPU 21 +#define IMX95_PD_WAKEUP 22 + +#define IMX95_PERF_ELE 0 +#define IMX95_PERF_M33 1 +#define IMX95_PERF_WAKEUP 2 +#define IMX95_PERF_M7 3 +#define IMX95_PERF_DRAM 4 +#define IMX95_PERF_HSIO 5 +#define IMX95_PERF_NPU 6 +#define IMX95_PERF_NOC 7 +#define IMX95_PERF_A55 8 +#define IMX95_PERF_GPU 9 +#define IMX95_PERF_VPU 10 +#define IMX95_PERF_CAM 11 +#define IMX95_PERF_DISP 12 +#define IMX95_PERF_A55PER 13 +#define IMX95_PERF_A55P 14 +#define IMX95_PERF_A55C0 15 +#define IMX95_PERF_A55C1 16 +#define IMX95_PERF_A55C2 17 +#define IMX95_PERF_A55C3 18 +#define IMX95_PERF_A55C4 19 +#define IMX95_PERF_A55C5 20 + +#endif diff --git a/arch/arm64/boot/dts/freescale/imx95.dtsi b/arch/arm64/boot/dts/freescale/imx95.dtsi new file mode 100644 index 000000000000..eeb995c39481 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95.dtsi @@ -0,0 +1,1049 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR MIT) +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include + +#include "imx95-clock.h" +#include "imx95-power.h" + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + idle-states { + entry-method = "psci"; + + cpu_pd_wait: cpu-pd-wait { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x0010033>; + local-timer-stop; + entry-latency-us = <10000>; + exit-latency-us = <7000>; + min-residency-us = <27000>; + wakeup-latency-us = <15000>; + status = "disabled"; + }; + }; + + A55_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x0>; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l0>; + }; + + A55_1: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x100>; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l1>; + }; + + A55_2: cpu@200 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x200>; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l2>; + }; + + A55_3: cpu@300 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x300>; + enable-method = "psci"; + #cooling-cells = <2>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l3>; + }; + + A55_4: cpu@400 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x400>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l4>; + }; + + A55_5: cpu@500 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x500>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l5>; + }; + + l2_cache_l0: l2-cache-l0 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l1: l2-cache-l1 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l2: l2-cache-l2 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l3: l2-cache-l3 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l4: l2-cache-l4 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l5: l2-cache-l5 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l3_cache: l3-cache { + compatible = "cache"; + cache-size = <524288>; + cache-line-size = <64>; + cache-sets = <1024>; + cache-level = <3>; + cache-unified; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&A55_0>; + }; + + core1 { + cpu = <&A55_1>; + }; + + core2 { + cpu = <&A55_2>; + }; + + core3 { + cpu = <&A55_3>; + }; + + core4 { + cpu = <&A55_4>; + }; + + core5 { + cpu = <&A55_5>; + }; + }; + }; + }; + + clk_ext1: clock-ext1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <133000000>; + clock-output-names = "clk_ext1"; + }; + + sai1_mclk: sai-mclk1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai1_mclk"; + }; + + sai2_mclk: sai-mclk2 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai2_mclk"; + }; + + sai3_mclk: sai-mclk3 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai3_mclk"; + }; + + sai4_mclk: sai-mclk4 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai4_mclk"; + }; + + sai5_mclk: sai-mclk5 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai5_mclk"; + }; + + osc_24m: osc-24m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <24000000>; + clock-output-names = "osc_24m"; + }; + + sram1: sram@20480000 { + compatible = "mmio-sram"; + reg = <0x0 0x204c0000 0x0 0x18000>; + ranges = <0x0 0x0 0x204c0000 0x18000>; + #address-cells = <1>; + #size-cells = <1>; + }; + + firmware { + scmi { + compatible = "arm,scmi"; + mboxes = <&mu2 5 0>, <&mu2 3 0>, <&mu2 3 1>; + shmem = <&scmi_buf0>, <&scmi_buf1>; + #address-cells = <1>; + #size-cells = <0>; + + scmi_devpd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi_perf: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi_clk: protocol@14 { + reg = <0x14>; + #clock-cells = <1>; + }; + + scmi_sensor: protocol@15 { + reg = <0x15>; + #thermal-sensor-cells = <1>; + }; + }; + }; + + pmu { + compatible = "arm,cortex-a55-pmu"; + interrupts = ; + }; + + thermal-zones { + a55-thermal { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&scmi_sensor 1>; + + trips { + cpu_alert0: trip0 { + temperature = <85000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit0: trip1 { + temperature = <95000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&cpu_alert0>; + cooling-device = + <&A55_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + clock-frequency = <24000000>; + arm,no-tick-in-suspend; + interrupt-parent = <&gic>; + }; + + gic: interrupt-controller@48000000 { + compatible = "arm,gic-v3"; + reg = <0 0x48000000 0 0x10000>, + <0 0x48060000 0 0xc0000>; + #address-cells = <2>; + #size-cells = <2>; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + dma-noncoherent; + ranges; + + its: msi-controller@48040000 { + compatible = "arm,gic-v3-its"; + reg = <0 0x48040000 0 0x20000>; + msi-controller; + #msi-cells = <1>; + dma-noncoherent; + }; + }; + + soc { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + aips2: bus@42000000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0x0 0x42000000 0x0 0x800000>; + ranges = <0x42000000 0x0 0x42000000 0x8000000>, + <0x28000000 0x0 0x28000000 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + + mu7: mailbox@42430000 { + compatible = "fsl,imx95-mu"; + reg = <0x42430000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + #mbox-cells = <2>; + status = "disabled"; + }; + + wdog3: watchdog@42490000 { + compatible = "fsl,imx93-wdt"; + reg = <0x42490000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + timeout-sec = <40>; + status = "disabled"; + }; + + tpm3: pwm@424e0000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x424e0000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm4: pwm@424f0000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x424f0000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM4>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm5: pwm@42500000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x42500000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM5>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm6: pwm@42510000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x42510000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM6>; + #pwm-cells = <3>; + status = "disabled"; + }; + + lpi2c3: i2c@42530000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x42530000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C3>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c4: i2c@42540000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x42540000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C4>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi3: spi@42550000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42550000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI3>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi4: spi@42560000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42560000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI4>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpuart3: serial@42570000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42570000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART3>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart4: serial@42580000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42580000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART4>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart5: serial@42590000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42590000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART5>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart6: serial@425a0000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x425a0000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART6>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart7: serial@42690000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42690000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART7>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart8: serial@426a0000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x426a0000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART8>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpi2c5: i2c@426b0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426b0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C5>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c6: i2c@426c0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426c0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C6>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c7: i2c@426d0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426d0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C7>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c8: i2c@426e0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426e0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C8>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi5: spi@426f0000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x426f0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI5>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi6: spi@42700000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42700000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI6>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi7: spi@42710000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42710000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI7>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi8: spi@42720000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42720000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI8>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + mu8: mailbox@42730000 { + compatible = "fsl,imx95-mu"; + reg = <0x42730000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + #mbox-cells = <2>; + status = "disabled"; + }; + }; + + aips3: bus@42800000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0 0x42800000 0 0x800000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x42800000 0x0 0x42800000 0x800000>; + + usdhc1: mmc@42850000 { + compatible = "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg = <0x42850000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_WAKEUPAXI>, + <&scmi_clk IMX95_CLK_USDHC1>; + clock-names = "ipg", "ahb", "per"; + assigned-clocks = <&scmi_clk IMX95_CLK_USDHC1>; + assigned-clock-parents = <&scmi_clk IMX95_CLK_SYSPLL1_PFD1>; + assigned-clock-rates = <400000000>; + bus-width = <8>; + fsl,tuning-start-tap = <1>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + + usdhc2: mmc@42860000 { + compatible = "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg = <0x42860000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_WAKEUPAXI>, + <&scmi_clk IMX95_CLK_USDHC2>; + clock-names = "ipg", "ahb", "per"; + assigned-clocks = <&scmi_clk IMX95_CLK_USDHC2>; + assigned-clock-parents = <&scmi_clk IMX95_CLK_SYSPLL1_PFD1>; + assigned-clock-rates = <400000000>; + bus-width = <4>; + fsl,tuning-start-tap = <1>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + + usdhc3: mmc@428b0000 { + compatible = "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg = <0x428b0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_WAKEUPAXI>, + <&scmi_clk IMX95_CLK_USDHC3>; + clock-names = "ipg", "ahb", "per"; + assigned-clock-parents = <&scmi_clk IMX95_CLK_SYSPLL1_PFD1>; + assigned-clock-rates = <400000000>; + bus-width = <4>; + fsl,tuning-start-tap = <1>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + }; + + gpio2: gpio@43810000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43810000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + gpio3: gpio@43820000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43820000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + gpio4: gpio@43840000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43840000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + gpio5: gpio@43850000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43850000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + aips1: bus@44000000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0x0 0x44000000 0x0 0x800000>; + ranges = <0x44000000 0x0 0x44000000 0x800000>; + #address-cells = <1>; + #size-cells = <1>; + + mu1: mailbox@44220000 { + compatible = "fsl,imx95-mu"; + reg = <0x44220000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + + tpm1: pwm@44310000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x44310000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm2: pwm@44320000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x44320000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM2>; + #pwm-cells = <3>; + status = "disabled"; + }; + + lpi2c1: i2c@44340000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x44340000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C1>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c2: i2c@44350000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x44350000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C2>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi1: spi@44360000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x44360000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI1>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi2: spi@44370000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x44370000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI2>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpuart1: serial@44380000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x44380000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART1>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart2: serial@44390000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x44390000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART2>; + clock-names = "ipg"; + status = "disabled"; + }; + + adc1: adc@44530000 { + compatible = "nxp,imx93-adc"; + reg = <0x44530000 0x10000>; + interrupts = , + , + ; + clocks = <&scmi_clk IMX95_CLK_ADC>; + clock-names = "ipg"; + status = "disabled"; + }; + + mu2: mailbox@445b0000 { + compatible = "fsl,imx95-mu"; + reg = <0x445b0000 0x1000>; + ranges; + interrupts = ; + #address-cells = <1>; + #size-cells = <1>; + #mbox-cells = <2>; + + sram0: sram@445b1000 { + compatible = "mmio-sram"; + reg = <0x445b1000 0x400>; + ranges = <0x0 0x445b1000 0x400>; + #address-cells = <1>; + #size-cells = <1>; + + scmi_buf0: scmi-sram-section@0 { + compatible = "arm,scmi-shmem"; + reg = <0x0 0x80>; + }; + + scmi_buf1: scmi-sram-section@80 { + compatible = "arm,scmi-shmem"; + reg = <0x80 0x80>; + }; + }; + + }; + + mu3: mailbox@445d0000 { + compatible = "fsl,imx95-mu"; + reg = <0x445d0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + + mu4: mailbox@445f0000 { + compatible = "fsl,imx95-mu"; + reg = <0x445f0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + + mu6: mailbox@44630000 { + compatible = "fsl,imx95-mu"; + reg = <0x44630000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + }; + + mailbox@47320000 { + compatible = "fsl,imx95-mu-v2x"; + reg = <0x0 0x47320000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + }; + + mailbox@47350000 { + compatible = "fsl,imx95-mu-v2x"; + reg = <0x0 0x47350000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + }; + + /* GPIO1 is under exclusive control of System Manager */ + gpio1: gpio@47400000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x47400000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_M33>, + <&scmi_clk IMX95_CLK_M33>; + clock-names = "gpio", "port"; + status = "disabled"; + }; + + elemu0: mailbox@47520000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47520000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu1: mailbox@47530000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47530000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu2: mailbox@47540000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47540000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu3: mailbox@47550000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47550000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + }; + + elemu4: mailbox@47560000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47560000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu5: mailbox@47570000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47570000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + aips4: bus@49000000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0x0 0x49000000 0x0 0x800000>; + ranges = <0x49000000 0x0 0x49000000 0x800000>; + #address-cells = <1>; + #size-cells = <1>; + + smmu: iommu@490d0000 { + compatible = "arm,smmu-v3"; + reg = <0x490d0000 0x100000>; + interrupts = , + , + , + ; + interrupt-names = "eventq", "gerror", "priq", "cmdq-sync"; + #iommu-cells = <1>; + status = "disabled"; + }; + }; + }; +}; From patchwork Fri May 3 01:37:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan (OSS)" X-Patchwork-Id: 13652259 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2052.outbound.protection.outlook.com [40.107.20.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82D81E57E for ; Fri, 3 May 2024 01:29:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.52 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714699780; cv=fail; b=mHSPu2i+yrWHF/bM7YiQAKrmUIYjelFTcSnQZS3M53MHCvHt2EIgi8xq/0E40K/yKcdL1oNA1J+CG2l6Bupx5KNYonXunOS63JYsYW7MAcxv64fSVdbAi9PacsRqohiiW2qQQds0zSXWv63bHvVAZ7YYWRifJMNVhgjl9Lj7Xoo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714699780; c=relaxed/simple; bh=dTjN1WFk4By9ZCcKL4ZtoSayD7CnXsWMhaHHi9F87BE=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=UJjBMqcWApc/pZpSKTr9yLypqyMFoIW7r6abIm/BO4bKQsu/clDEe6zFImprs2lZERl4e1Nt5AK1fiqN6je0wHdMQSSxI3vs/WNUBbLrc/sEGzpZwgv4gSRF4JeLtzyDCq6dAUuD8tuLanIwUsZYgv+KBvibQf9JV7oXRTfsB0s= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=lgA0NLpZ; arc=fail smtp.client-ip=40.107.20.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="lgA0NLpZ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=np4djYoOVPaPSVQpM6QG7piwkbY6xwhnPcg7BnPb1w+RcQfYvRXq5kv66H+/L3i/kQEMqSCSgNuV9IqwmOtuJTrc6CXpj7+fH9yvTHKJ9X3YHPTn0tQMurVMlAg9LjtgX9lHcajC2pRtlmZl0v/Oe/BUeqKy4yWr1EcPNzKzp93Tvvec+YoA+NzLn7VxLLA0HzYalXKhWzF9uFCkfHuXkUPReAuG4gj+UBjIPw36ZjRuC0p6N/9ln2hcO4PzN0agZJzU7msJ+2qStGW79+UnAYWSfmtc59sn4I2BgWkWlpIZE17h1IxMzlwzySRr8Eny9v0gs5biVitzqcTY8bXrbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=pPmw2Nxs9SYBykp/6Qc6N6Wqap2sC7UsXsn4FJzr3V4=; b=LZ78Xq8VicsuOEEgfKJCWrcvF3xOm6sWjvqK3LzpSVv0JbblkdOoP+85O1feM48+1DZziHLufQdzk2DrKUHqvO8ZyRHZHrE+uzVCTGkbPsR2OrnKaeq0n691EoDnKh8DhLN0aK1KmJorU6j+TgCXxk0O2u1MBdP8QYQoAJdWT1hExqDu+e0AzWp7X407SvdoHaRIxmEYCYgK8Ayjgt0NwXujSofOSHa02bDkqQKbcxcOfFCG20sxVOuj9uEXXZH3otERIx8cy2pw09uuWNJFQt4KHohSetnZ2ttyh+NptKU8AOO/vDJOOqoeGbKq59mjnSAl2xURppLPsxmdrxQHZA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=pPmw2Nxs9SYBykp/6Qc6N6Wqap2sC7UsXsn4FJzr3V4=; b=lgA0NLpZpVibSdT2EitByvxSyoOOsg+y3hircpGAHqmlsT1CKK3XwCEvwCCScDnTdP0PQCid5ekF63TD1OniPyK+cUZTXyOQJnD25jrMQ00qghVEiGWU3aeyQeOB9Scv3HxyiK12vRJU+/vwGQAvY/WSBD7JvzcmCgwSxg89RtQ= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by GV1PR04MB10275.eurprd04.prod.outlook.com (2603:10a6:150:1ad::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.29; Fri, 3 May 2024 01:29:35 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d%4]) with mapi id 15.20.7544.029; Fri, 3 May 2024 01:29:35 +0000 From: "Peng Fan (OSS)" Date: Fri, 03 May 2024 09:37:13 +0800 Subject: [PATCH v4 3/3] arm64: dts: freescale: add i.MX95 19x19 EVK minimal board dts Message-Id: <20240503-imx95-dts-v3-v4-3-535ddc2bde73@nxp.com> References: <20240503-imx95-dts-v3-v4-0-535ddc2bde73@nxp.com> In-Reply-To: <20240503-imx95-dts-v3-v4-0-535ddc2bde73@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Alexander Stein , Peng Fan X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714700249; l=3535; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=LUBPuU1Db9CdIbBw3CYiMl43CuzQTfQe/9+anld/Z8A=; b=OmmrJwXlyrtBAhQHT8P6YPADNoUx+xx4caZxrKvnvmlbuQoFzgB0uOLW0aB5Rqv9uAUmmMyAq KIuqJaMaYzpDtJhqROeKgwREMtzqju0CtiGLz1Yh9Ix9fAT4752c1N/ X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SG2PR06CA0226.apcprd06.prod.outlook.com (2603:1096:4:68::34) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|GV1PR04MB10275:EE_ X-MS-Office365-Filtering-Correlation-Id: c3ed73c8-b16b-4758-5c98-08dc6b107dc1 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|52116005|1800799015|7416005|376005|366007|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?u7eRDb47R8SlrEssNScAXR+cShSRsw7?= =?utf-8?q?kjsy8N7e2ckiKDCjYKPThREIu3NqDho1O5lom4ZVuIrvzbEEIrvrNaN+3efcG7674?= =?utf-8?q?rUW66fUM24yBMFOdZdbK/6bHsceL51sgtQ5B2OoVE3gRHv8K1XH2krXaeyYMF7Pai?= =?utf-8?q?J3nGkZbZWV7+VRcWmzwpC7TOpB2N/IE0ah9iSsqF0PlEEk/fV+Rqt+D5JftNHZlIq?= =?utf-8?q?lM5BwRSOZsUD5lP9NcvKyQQnnDoyKNoC1syya7b7rvtEsT2fd/CogvRV81+9KVdWv?= =?utf-8?q?VK/z7tEoLExIIgh/vjvMSS4V33olDWVyJoOu97fYWHFtGQFFaumD/m18BexGBFZsG?= =?utf-8?q?zeAGiT6PsbztpDJYT3hqNRzjr1RIaN9gcQ1c9YMPD9u0o+44996xGNiyllvTOKnV1?= =?utf-8?q?eMHgU+N+UPGIw79CPzWtzHMC7mDbp7sa+PiHmRWkOUY3z5FYbpRyMyO1PbdoI/Is6?= =?utf-8?q?YkuoXegTXqov2U0iItMixmEkWUlEAkVlFdwR2jHizMD0hoom5votn4MIB0/1WCXJx?= =?utf-8?q?9KeNKSk1QwxlyOwS3zsxqk2odMQ7kN/d6O91xcuDLCaTyD8+DolPCxYlfZLt1nT6w?= =?utf-8?q?bUdEFE9+Js7ZkcgP/MGRPAyxf7dDDiSedMYX1Q4AiuEMmO8QdQa9kXnJzzhIunyBT?= =?utf-8?q?O7d1CsFQhDds057QTjFRm3uuFGUhf4LWMkYsa3gW2EW8TsHVbTjVLm7cuZ2sYSwe7?= =?utf-8?q?lnjEctZiITgie9gUkD9IUzMjrXYrdec7I2pSRjbCKWoxWkhzWKIcQtAfr4lPGWIAB?= =?utf-8?q?1cGQQtC6/TdZ0OtoMNZDRAnWO4t0/ZZpPaiaotKJUNQPNDebgdnQzEyqtl/IAPFR0?= =?utf-8?q?2mzCr7JakbhfwQV3Gf4hHa/S2PMPF2jBUPRPLcSYAJbL1VKfBWzUiTAnok2fvQQT0?= =?utf-8?q?dwWgC+E4z5Pp32k7dj5yVxnAayk3TFeBkFBnVKDxLXliA+TNyhCZ9kerMzpx9gVpu?= =?utf-8?q?prxFCEXTc2nKTeZW5qM/zlP2WzYsURGgrMpa6W2SLfrBk8R1gRJSiESy8QsG0jzez?= =?utf-8?q?USKSKla8NMS1AnR1+9fRxetZlo9SrnoLmfFuqH1Dwu6Prw8Oo+pxUlvkjVk2CirpB?= =?utf-8?q?qS4GCVZDel+RXo56TY4j+r9YQUtWDpTtoPlvxjANuj+PuwBDpSP5AkOrr1N/IMVwx?= =?utf-8?q?e7Uq1Ida3r/D5/2hpYp64kdXTXJXcg5E+6VT6RA84tnJ9Bd72En4Qk6Owhms9GGUA?= =?utf-8?q?NWYdft+Y3Rh73CeWd/7yCkM9nmC3ZYNCykSCBeb5QuPKFbRFJe+B3pmw9AlBeiObc?= =?utf-8?q?fM75vkfRaFOB/+ZfIwcoMKPSOJz64+faWQQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(52116005)(1800799015)(7416005)(376005)(366007)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?edd3M6xdeP1cunrHvUaOf0wUi65Q?= =?utf-8?q?0XDVuw6BzQThvlKAJWwdxa5Gm+ULo5edFx+XEFw80SmkP+p604d0X5r6pUqp5viG6?= =?utf-8?q?3+4kqam37YPIVuyKuQxCsL58v6OK2i65C29FqiKaLVW8KmFpUUp9HYL/9GQ8uhNow?= =?utf-8?q?kMAWe+2BnCG3OfNGf+kxKBYj/h+5OQc9mM0ZSnMrMLzdNBJ1DR84ajcylE57Jaq5m?= =?utf-8?q?sR1G0RFLJra3eSvhOWVTVJJo3+BTfTagCsvJoHlcMWM3Mk50AzhivqHYv0ZDIZTmz?= =?utf-8?q?zVGOBSAmJGFdcSf7tO0jlHTxlGc10JW+ohbTnqFgIZGgEl5rDFVIJ7EMyNhTM//xl?= =?utf-8?q?zDahmT4HMpkZDTqPQjOJDrUJJMjK8PU+Jr0gn9WDP0jZGqWDH0UAfCe4rRpeMTb3t?= =?utf-8?q?zo7JNxxQce0KQxrAJ1ShFmWD+C2qggtMp/zjKZh19/ET/ST4OC4PjXXwwPHS4PooD?= =?utf-8?q?w655YDmswyH/9Gnk4qkj2d/TEe0hMuIRxGlczX0E9pWh1KgsS/0Xk/kTuV9fRwbo1?= =?utf-8?q?nVDwAfTaR4KTxhW55jQf3CXcdmQN4+BMhnY6AD5UVHJSDWLO4OTvvt0iepXZLhhuC?= =?utf-8?q?lmRflzLAW9L/DJXkC80v5J7QaioaSGAo9n/1q7hu/twPanXAoNRdeXwXdzuR0ZfsZ?= =?utf-8?q?+aI4MHMfV7i+yIc7HCeevNbijxe04Q2c1Q7oPX6yOSfebbHNgwwxk4Zb4KNHlt/92?= =?utf-8?q?7wNjVfMpqnxSSfN84SxOhbujUIwh2xBJK+HZfJN9IAtnJN9hZY5d1ZimaJwxrr5+8?= =?utf-8?q?wURyQgKHwxsPmm2hILfAUS7DqS4V3DAn2KhszUCCW+x+YJEUW/wSVXrp1adAJ/Fza?= =?utf-8?q?SveAgqsH0Dgf0BdQunMqAm8OGjsd823eg4/ntNEPaOeRypYijSnZUZYgxFvAjsbsv?= =?utf-8?q?ijKd4Pr5tv2+41MB2QBpmPB5nltEbkhQX0LH8TeObWBO9OIP02qhqKhDF9/BuiP4b?= =?utf-8?q?FD1CCfgSWhBV3R3tSjzwqosKr6AlspCj+6iwAqRcqYZGmX//tkBoPJyg6Oe3YXuyk?= =?utf-8?q?TIcBLbKlBLoDoIqGB6+CWki1LdU2QW5o3073YgvNP79IJG5n8EEHcEkUv/OyNzlqU?= =?utf-8?q?2eJcP4tsMUTk79F3IJKrVujYPHv0q4gf9XiHYi2eqzYAFw7Ok4f5NzlcC/ZB78q3n?= =?utf-8?q?Dv/KP4TkFwwjBPY5u7+VS4FheLwQPAZkz+l7Gm2aauucZ7oGXvnKA77FJ8tT6sDQ9?= =?utf-8?q?wnNV4yhMvBB2L3+bfRL51RhDccy41tR7OAZFvMcnncm1PsvTPiwRr3Y0w4TxjPHvb?= =?utf-8?q?Htfh1V9CDmP0Fzsb+kcVnHUu12lJoj3O5dbxNENgegkoFd8mCz7cB9A2T3ua39qxc?= =?utf-8?q?sWhdUvX/HupGz49JyoeU5VQ4+QNiENJ2yVz+2oVq5yYMxvHbC+wCwWzx1t1zahykU?= =?utf-8?q?qr7WTOowxIpuM6zHECYex6It9CMsOlUlHwaGnmt6dIfGxxXq0n2R8bnzc5Kz7n4bX?= =?utf-8?q?xihyythwV0qoYwpKjdBjIZ3OlhSV4iAK3GvqLi0v93pHLLrMHsQomqee1GcCaw8jW?= =?utf-8?q?9R1miOgJjozI?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: c3ed73c8-b16b-4758-5c98-08dc6b107dc1 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 May 2024 01:29:35.4113 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: tHPCXpzOGgi2BITlbgO2DqU7H66rQarsn6de+DwbusBhhbBUY0L85XDKjKYCvYkdjMontXyVGPKx82OKlyh+Lw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR04MB10275 From: Peng Fan Add a minimal dts for i.MX95 19x19 EVK board: - lpuart1 as console - sdhc1/2 as storage As of now, because scmi pinctrl support not ready, so count on bootloader to set the pinctrl. Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts | 112 ++++++++++++++++++++++ 2 files changed, 113 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index bd443c2bc5a4..057e23fde780 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -236,6 +236,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx93-phyboard-segin.dtb dtb-$(CONFIG_ARCH_MXC) += imx93-tqma9352-mba93xxca.dtb dtb-$(CONFIG_ARCH_MXC) += imx93-tqma9352-mba93xxla.dtb dtb-$(CONFIG_ARCH_MXC) += imx93-var-som-symphony.dtb +dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-evk.dtb imx8mm-venice-gw72xx-0x-imx219-dtbs := imx8mm-venice-gw72xx-0x.dtb imx8mm-venice-gw72xx-0x-imx219.dtbo imx8mm-venice-gw72xx-0x-rpidsi-dtbs := imx8mm-venice-gw72xx-0x.dtb imx8mm-venice-gw72xx-0x-rpidsi.dtbo diff --git a/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts b/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts new file mode 100644 index 000000000000..7e7271b0c545 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts @@ -0,0 +1,112 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2024 NXP + */ + +/dts-v1/; + +#include "imx95.dtsi" + +/ { + model = "NXP i.MX95 19X19 board"; + compatible = "fsl,imx95-19x19-evk", "fsl,imx95"; + + aliases { + gpio0 = &gpio1; + gpio1 = &gpio2; + gpio2 = &gpio3; + gpio3 = &gpio4; + gpio4 = &gpio5; + i2c0 = &lpi2c1; + i2c1 = &lpi2c2; + i2c2 = &lpi2c3; + i2c3 = &lpi2c4; + i2c4 = &lpi2c5; + i2c5 = &lpi2c6; + i2c6 = &lpi2c7; + i2c7 = &lpi2c8; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + mmc2 = &usdhc3; + serial0 = &lpuart1; + serial1 = &lpuart2; + serial2 = &lpuart3; + serial3 = &lpuart4; + serial4 = &lpuart5; + serial5 = &lpuart6; + serial6 = &lpuart7; + serial7 = &lpuart8; + }; + + chosen { + stdout-path = &lpuart1; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0 0x80000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + linux_cma: linux,cma { + compatible = "shared-dma-pool"; + alloc-ranges = <0 0x80000000 0 0x7F000000>; + size = <0 0x3c000000>; + linux,cma-default; + reusable; + }; + }; + + reg_1p8v: regulator-1p8v { + compatible = "regulator-fixed"; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <1800000>; + regulator-name = "+V1.8_SW"; + }; + + reg_3p3v: regulator-3p3v { + compatible = "regulator-fixed"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "+V3.3_SW"; + }; + + reg_vref_1v8: regulator-adc-vref { + compatible = "regulator-fixed"; + regulator-name = "vref_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; +}; + +&lpuart1 { + /* console */ + status = "okay"; +}; + +&mu7 { + status = "okay"; +}; + +&usdhc1 { + bus-width = <8>; + non-removable; + no-sdio; + no-sd; + status = "okay"; +}; + +&usdhc2 { + non-removable; + bus-width = <4>; + status = "okay"; +}; + +&wdog3 { + fsl,ext-reset-output; + status = "okay"; +};