From patchwork Wed May 15 12:09:56 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Naina Mehta X-Patchwork-Id: 13665171 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE291745D6; Wed, 15 May 2024 12:10:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715775040; cv=none; b=nvh4tL+VKGGwlv8qZLk414Vnm6WXUR/hcDMX5DjK8QsCktZrWviRhCBqE/KYPSQ/lasMAPBROx8H7RCudCzeSAuVLf6sgy8pvgZpyX8afXM+44g9ryJvha/8XxuFwkMbxvTKAJxApjstgTEmWvQ0mrLPRBJisz7O5pWLaW5BdT4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715775040; c=relaxed/simple; bh=yS2PU23pXmQPqFE4VDurztJhG/NvaNEsMT1SxfmCbn0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iBiqsbO6GVndWFKQSqlPDuuP/10rRypnU1xtWapZGP5N7aMEXIjXjmeyUCP33dS02xXUSannQVofJnSf1J41t7kd2levlBl4wANMHPvYRXauGSUJK+Bcs6GOvRmfDqsM9e69KLihvkErTO7orA5JIbC6hal9QcB3uLnQYao427c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=la1AVEWR; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="la1AVEWR" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 44F9165w011041; Wed, 15 May 2024 12:10:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type; s=qcppdkim1; bh=ZfestWt94fmc/kUfm+t+ YdjZBbdJa5ANHwmQTdtlc6Y=; b=la1AVEWRGrkX7Q9IRkkQlTMUkaOXgy/xgvKV 95qPcZ9X9lMKzPrPRtrgNW5masg0BbpwcUpDgdm/1Pv2HjcOM9yniRkSJAbrOeA7 G49iTfC28HRvnzokn9H5r7gV7HulyHZKz3oXm+KRVvB3ZInDqOyBjimDyqcqkGx3 mT/45OTyVfTC5KCOIGI/uve1oIllu2kc5scLO+asG4d0O2tNlVV1fDhh71cNbBG3 nnHsPHDKAWo7HLcR+eacAj+pl/JNpQ1oT8wB558IZn7fbVJbcHa2HV3VIFxTop47 bqUijb6TNem2RolmB7VJWk9Eyr4BC48nOjsNn8cbGQsAnlSgzg== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3y3x51kw9j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 May 2024 12:10:29 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 44FCASQb027651 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 May 2024 12:10:28 GMT Received: from hyd-e160-a01-3-01.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 15 May 2024 05:10:25 -0700 From: Naina Mehta To: , , , , , , CC: , , , , Naina Mehta Subject: [PATCH 1/3] dt-bindings: mmc: sdhci-msm: Document the SDX75 compatible Date: Wed, 15 May 2024 17:39:56 +0530 Message-ID: <20240515120958.32032-2-quic_nainmeht@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240515120958.32032-1-quic_nainmeht@quicinc.com> References: <20240515120958.32032-1-quic_nainmeht@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: IBB-Rchfj8w199cVExAoro9w8LO87v_V X-Proofpoint-ORIG-GUID: IBB-Rchfj8w199cVExAoro9w8LO87v_V X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.11.176.26 definitions=2024-05-15_06,2024-05-15_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 bulkscore=0 spamscore=0 lowpriorityscore=0 phishscore=0 mlxscore=0 impostorscore=0 adultscore=0 clxscore=1015 mlxlogscore=996 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405010000 definitions=main-2405150084 Document the compatible for SDHCI on SDX75 SoC. Signed-off-by: Naina Mehta Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/mmc/sdhci-msm.yaml | 1 + 1 file changed, 1 insertion(+) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml b/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml index c24c537f62b1..11979b026d21 100644 --- a/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml +++ b/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml @@ -51,6 +51,7 @@ properties: - qcom,sdm845-sdhci - qcom,sdx55-sdhci - qcom,sdx65-sdhci + - qcom,sdx75-sdhci - qcom,sm6115-sdhci - qcom,sm6125-sdhci - qcom,sm6350-sdhci From patchwork Wed May 15 12:09:57 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Naina Mehta X-Patchwork-Id: 13665173 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4A44C77F12; Wed, 15 May 2024 12:10:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715775044; cv=none; b=S4BC11hNwqq47jzpdpgKBV3jyJoT913/fkcfMkvDiVtyEcmkDYdm9q24yF/nOSLNklue0LCqGikOkhH6Y6hy+c5ZXcRpGcQ5xOw0SkNT7t30B1nshFMmDslsnchu3B573kpfumIsZ5oq28xUfGJivxU52kEy4ROqWmwWqWy+zAg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715775044; c=relaxed/simple; bh=3cQ+ZP03L3Ewj/2E83b0v6ndkQW3CbKOn+lA3ECeCFI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=p+BRseNjbGSBQ9/j3x2EnwIMe3uAXGOWNbUD/5rnKlwZAdtLmkfGHFygIXQgbSjvu8/DV+l5kr7WMJCAq+I+sP3Wb9YdHnjx3ML9eVzHhxmD7K5vaG46BxFcDTk/MwzYEAZaVu5uN3xfOV1atxanrDej685wZ3fc9nA7vceCNjw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=b1gkyyaw; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="b1gkyyaw" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 44F90ZcK024010; Wed, 15 May 2024 12:10:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type; s=qcppdkim1; bh=HHPZ5g+1VZuZsnFAIT/5 ILcrrW5JiZeNoh33uTPN0AI=; b=b1gkyyaw16T8cYvplYqhiEW4d1bvkeEfe+9M esMQM/iihl85UJfippn542htZdVM8x0KEpPabs+uXgiuy0TmlyPvDyqIlEXNfg56 MbGX1pJvHGLc4bj/TtpLxj5CRzxMirv6laaUvA8TZLPcIO0XjvTkZVS3aBVDoOyp 75LWEQ19Sl6ws39GM/idPH3qr4OQSU02Mc2LhjkQygl31rK91dFh0ZJEkcxK+fFi GRXzrR8bPooollUoBH6EmAp96jo7trTBNai2B58zz7OUcvfELfDIPJjpGJm05iIi qmTkbIxOEY9q9Mv1fLOTwXNaspp9qCIIYKN2DbmjaiAUeieXHA== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3y49ft2d3y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 May 2024 12:10:33 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 44FCAWfY032106 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 May 2024 12:10:32 GMT Received: from hyd-e160-a01-3-01.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 15 May 2024 05:10:29 -0700 From: Naina Mehta To: , , , , , , CC: , , , , Naina Mehta Subject: [PATCH 2/3] arm64: dts: qcom: sdx75: Add SDHCI node Date: Wed, 15 May 2024 17:39:57 +0530 Message-ID: <20240515120958.32032-3-quic_nainmeht@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240515120958.32032-1-quic_nainmeht@quicinc.com> References: <20240515120958.32032-1-quic_nainmeht@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: ulGoJMvRpztT0dNBLUYddKcuJWIQaGvZ X-Proofpoint-GUID: ulGoJMvRpztT0dNBLUYddKcuJWIQaGvZ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.11.176.26 definitions=2024-05-15_06,2024-05-15_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 malwarescore=0 impostorscore=0 spamscore=0 suspectscore=0 mlxlogscore=999 mlxscore=0 clxscore=1015 phishscore=0 bulkscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405010000 definitions=main-2405150084 Add sdhc node for SDX75 SoC to support SD card. Also add pins required for SDHCI. Signed-off-by: Naina Mehta --- arch/arm64/boot/dts/qcom/sdx75.dtsi | 89 +++++++++++++++++++++++++++++ 1 file changed, 89 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sdx75.dtsi b/arch/arm64/boot/dts/qcom/sdx75.dtsi index da1704061d58..9723b716f02e 100644 --- a/arch/arm64/boot/dts/qcom/sdx75.dtsi +++ b/arch/arm64/boot/dts/qcom/sdx75.dtsi @@ -8,6 +8,7 @@ #include #include +#include #include #include #include @@ -538,6 +539,54 @@ #hwlock-cells = <1>; }; + sdhc: mmc@8804000 { + compatible = "qcom,sdx75-sdhci", "qcom,sdhci-msm-v5"; + reg = <0x0 0x08804000 0x0 0x1000>; + + interrupts = , + ; + interrupt-names = "hc_irq", + "pwr_irq"; + + clocks = <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names = "iface", + "core", + "xo"; + iommus = <&apps_smmu 0x00a0 0x0>; + qcom,dll-config = <0x0007442c>; + qcom,ddr-config = <0x80040868>; + power-domains = <&rpmhpd RPMHPD_CX>; + operating-points-v2 = <&sdhc1_opp_table>; + + interconnects = <&system_noc MASTER_SDCC_1 &mc_virt SLAVE_EBI1>, + <&gem_noc MASTER_APPSS_PROC &system_noc SLAVE_SDCC_1>; + interconnect-names = "sdhc-ddr", + "cpu-sdhc"; + bus-width = <4>; + dma-coherent; + + /* Forbid SDR104/SDR50 - broken hw! */ + sdhci-caps-mask = <0x3 0>; + + status = "disabled"; + + sdhc1_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-100000000 { + opp-hz = /bits/ 64 <100000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-384000000 { + opp-hz = /bits/ 64 <384000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + usb: usb@a6f8800 { compatible = "qcom,sdx75-dwc3", "qcom,dwc3"; reg = <0x0 0x0a6f8800 0x0 0x400>; @@ -683,6 +732,46 @@ drive-strength = <2>; bias-pull-down; }; + + sdc1_default: sdc1-default-state { + clk-pins { + pins = "sdc1_clk"; + drive-strength = <16>; + bias-disable; + }; + + cmd-pins { + pins = "sdc1_cmd"; + drive-strength = <10>; + bias-pull-up; + }; + + data-pins { + pins = "sdc1_data"; + drive-strength = <10>; + bias-pull-up; + }; + }; + + sdc1_sleep: sdc1-sleep-state { + clk-pins { + pins = "sdc1_clk"; + drive-strength = <2>; + bias-disable; + }; + + cmd-pins { + pins = "sdc1_cmd"; + drive-strength = <2>; + bias-pull-up; + }; + + data-pins { + pins = "sdc1_data"; + drive-strength = <2>; + bias-pull-up; + }; + }; }; apps_smmu: iommu@15000000 { From patchwork Wed May 15 12:09:58 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Naina Mehta X-Patchwork-Id: 13665172 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E1F3E7602B; Wed, 15 May 2024 12:10:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715775042; cv=none; b=sXxDgjOSBhIsUEdRcHiSXLDUM1jEn/snz95La+Vx15e/wZYy9jblZWC0bJAH/yEsARhfZLZtN8s+OsKHqCX6sx0/kfYpNq5hN5sLtaz0atOvhFDQXRmncyk40r71D1t1Yex8dL+BWvJbaPY3b2UrhDeYjikJDKo78aQ0qPkeFWU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715775042; c=relaxed/simple; bh=U45sYz07c9/bh6hjiQ6b076yXpod53g0Oz1PD5e5z0I=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ijYgi+10336bcf3btMRd6TNlu6LZkDAQwar1n15jDtorSNtSzath25DkylsCb1n9Eruf0KT58k/Epoyv7vlJsCYy+nlEb1dfVQZS4aGdJTvWWsLy8s7EbpDPEZkBS8x59DaMqA/DkvH+DF/4illnkxMDvqcEAqJCe0pTEJodeAQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=b7j/bn6Y; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="b7j/bn6Y" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 44F90fIl009791; Wed, 15 May 2024 12:10:37 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type; s=qcppdkim1; bh=Cn7Uutm95jKjzlbLmmvM ddbDJUyHiP9YYs0w6BuoGtU=; b=b7j/bn6YpsYDsSAD8myBN5aBpt5uuyQcVJAi Z5ZtWBtQRc7ZTcLEcVMxVn3fhwp9p1ZSsNIRCdF/xAYr/ct5jg39CY3Ekt8RAA6g oSXc38vqnh4esumLVzIZkx+S1AyodgGSLBqZTlivbKxxNmlXF5xE74HhsuZZMn1Q 72VaZUszazapw0cS88+sLN4o/qB4t02+RmTuJkzpJdX1zZ3DZHxSb441jqg07s2w CmKzdF7M5XBZZJcO0DNLRvMwgflIGdzBLsWc7hyiTNNQVwS1aGWiZAEJS99cwSRj KpNnG+Yzls6y7sHg+55XyVJ2efnRX+c5QM0n829U7u6+xG/IsA== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3y3x51kw9t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 May 2024 12:10:37 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 44FCAa73023664 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 15 May 2024 12:10:36 GMT Received: from hyd-e160-a01-3-01.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 15 May 2024 05:10:33 -0700 From: Naina Mehta To: , , , , , , CC: , , , , Naina Mehta Subject: [PATCH 3/3] arm64: dts: qcom: sdx75-idp: add SDHCI for SD Card Date: Wed, 15 May 2024 17:39:58 +0530 Message-ID: <20240515120958.32032-4-quic_nainmeht@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240515120958.32032-1-quic_nainmeht@quicinc.com> References: <20240515120958.32032-1-quic_nainmeht@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: Kp_3wrGex8hghk7VJA0Hd6J1bUmm5EZd X-Proofpoint-ORIG-GUID: Kp_3wrGex8hghk7VJA0Hd6J1bUmm5EZd X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.11.176.26 definitions=2024-05-15_06,2024-05-15_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 bulkscore=0 spamscore=0 lowpriorityscore=0 phishscore=0 mlxscore=0 impostorscore=0 adultscore=0 clxscore=1015 mlxlogscore=999 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405010000 definitions=main-2405150084 Enable SDHCI on sdx75-idp to support SD card. Also add the required regulators. Signed-off-by: Naina Mehta --- arch/arm64/boot/dts/qcom/sdx75-idp.dts | 45 ++++++++++++++++++++++++++ 1 file changed, 45 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sdx75-idp.dts b/arch/arm64/boot/dts/qcom/sdx75-idp.dts index f76e72fb2072..6f94278cf837 100644 --- a/arch/arm64/boot/dts/qcom/sdx75-idp.dts +++ b/arch/arm64/boot/dts/qcom/sdx75-idp.dts @@ -41,6 +41,29 @@ vin-supply = <&vph_ext>; }; + + vreg_sd_vccb: sd-vccb { + compatible = "regulator-gpio"; + regulator-name = "vreg_sd_vccb"; + regulator-min-microvolt = <1650000>; + regulator-max-microvolt = <3600000>; + enable-gpios = <&tlmm 102 GPIO_ACTIVE_HIGH>; + gpios = <&tlmm 84 GPIO_ACTIVE_HIGH>; + states = <1650000 0>, <3600000 1>; + startup-delay-us = <5000>; + enable-active-high; + regulator-boot-on; + + vin-supply = <&vph_ext>; + }; + + vreg_sd_vdd: sd-vdd { + compatible = "regulator-fixed"; + regulator-name = "vreg_sd_vdd"; + regulator-min-microvolt = <2950000>; + regulator-max-microvolt = <2950000>; + vin-supply = <&vreg_sd_vccb>; + }; }; &apps_rsc { @@ -259,8 +282,30 @@ status = "okay"; }; +&sdhc { + cd-gpios = <&tlmm 103 GPIO_ACTIVE_LOW>; + vmmc-supply = <&vreg_sd_vdd>; + vqmmc-supply = <&vreg_sd_vccb>; + bus-width = <4>; + no-sdio; + no-mmc; + + pinctrl-0 = <&sdc1_default &sd_cd>; + pinctrl-1 = <&sdc1_sleep &sd_cd>; + pinctrl-names = "default", "sleep"; + + status = "okay"; +}; + &tlmm { gpio-reserved-ranges = <110 6>; + + sd_cd: sd-cd-state { + pins = "gpio103"; + function = "gpio"; + drive-strength = <2>; + bias-pull-up; + }; }; &uart1 {