From patchwork Mon Jul 1 18:18:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13718523 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 285BD2BB04 for ; Mon, 1 Jul 2024 18:18:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719857926; cv=none; b=EobvqQe4SkuQMB/wewr6wkkkV2SURWEEJFwch2aM0iss1UDpns3GbVRU6d/vuFVSzE7+tEEf9BrWu3LX7UgE5JOVAkiQxCkFPU2pWEp35oFr3UKaVvnLJGrm9erXCIujf36EHQN8O6t73t+MOD2OJmfMHhOPBzMj2LbMczVp3SY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719857926; c=relaxed/simple; bh=sUcpqYgS26nZi4iKtVTvVn8xs4FiKMpe50/Pc2MBFaw=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=BFM36ylI85fSXVdfWVrQ/5MY5FZGIFS37TBC+HED+QhcIrZzallozZjx/5w5+pbsG6zWyHjkwWpMIbceK1ESACM0El/6OUJhtDVvdLy0L0LClHWho93RdS1PyWCNRxD0/w07TP38JZR+A48G4JbP1z8Y2GnFaGGzdsqvXxrNTzE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=rf2WWRa0; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="rf2WWRa0" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-424acf3226fso26078085e9.1 for ; Mon, 01 Jul 2024 11:18:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1719857923; x=1720462723; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=f9jHABfdrezA5Ty0dwgvQ9b0kb2qoOfwiLYjRI1ipLc=; b=rf2WWRa0WWD+ePKrZN5pZbg6VG/0pUV06zuUOCI91funA3NcwtsmfddywCtCjj86+S 4Sx2OCu/NFBcE+Ccdd68CAh0GOZjs4LcNE2EW88kgNZmQTvvMadGCetrmHxnufCfw4iF gIqkczPKYFHy8NDR5HbtRvv8KHFv49G7MkdVK4NsHBXPPKg3av1zdDJrN5Aso9CcFlRQ wPvGl51cEf0Qk0222fgxPRLext/iM9D3oBJr9w44Hm34mg5G6QZRKjg5YNSiQe7jo9uV xc44g5vCX4chmSGMvvVa2KCwbXirFHsF7ZIGr/iUMSS5bmHFznuF8A8tvGXa/GWRlO/Q RVhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1719857923; x=1720462723; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=f9jHABfdrezA5Ty0dwgvQ9b0kb2qoOfwiLYjRI1ipLc=; b=qUetqB50aFBHWy32FxYJ3NCDXw68XAaiaDqyjvveqGvh9WzvOBpZC9qE1M2+6FR18i gKQJvPpw71cp0uT5B2+0xxMKUzrhumxloDmOCIdwfoqktdxq0SwLj8fLu0uCn3K/kpFI a8XqWzgIjfIegaOKcmaJeHtw8Da/N+iRwWCwwPRvf/qU6D9lyDSC1eLbABaYSV5ifnqb qHB4J9ADvG13nzApnsVBWGnQ8MIDas4haZ9z9Wch7O2SfPrPmE6i5Bgfa+MAkzcBoabd ksGpuWlrkwSMTqDxacjoujj+UbQ8CjBsGauybt8H8u8XWp7tjjC7H2EoHBvfCdnHOvuM jfBg== X-Gm-Message-State: AOJu0YzKT2BeQ9gd3PH3KQecoDDD0Jp3Ti6WnW/RPQMF0rOwIyt85iob 2+3CByMDLebJW//v/2ymVoGV/a07xHwWbBUbMfWdH1E6CsdKIqekUdzNv0AEAEc= X-Google-Smtp-Source: AGHT+IHSnCv/NqbvNhifKl5T9krqjKcqSvJYaLByJGA7FQiYRmy8h33KgtjSeA2SuJmC+Th2F1/eNA== X-Received: by 2002:a05:6000:1566:b0:362:3b56:dbda with SMTP id ffacd0b85a97d-367756997a4mr4259131f8f.9.1719857923301; Mon, 01 Jul 2024 11:18:43 -0700 (PDT) Received: from hackbox.lan ([82.79.124.209]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3675a0e16a8sm10682587f8f.64.2024.07.01.11.18.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jul 2024 11:18:42 -0700 (PDT) From: Abel Vesa To: Mike Turquette , Stephen Boyd Cc: imx@lists.linux.dev, NXP Linux Team , linux-clk@vger.kernel.org, Linux Kernel Mailing List Subject: [GIT PULL] clk: imx: Updates for v6.11 Date: Mon, 1 Jul 2024 21:18:25 +0300 Message-Id: <20240701181825.916610-1-abel.vesa@linaro.org> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The following changes since commit 1613e604df0cd359cf2a7fbd9be7a0bcfacfabd0: Linux 6.10-rc1 (2024-05-26 15:20:12 -0700) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/abelvesa/linux.git/ tags/clk-imx-6.11 for you to fetch changes up to 466da3d2d967ee87d82060df2bc9c6ad4fc4af49: clk: imx: composite-7ulp: Use NULL instead of 0 (2024-06-24 14:22:08 +0300) ---------------------------------------------------------------- i.MX clocks changes for 6.11 - Add reset controller support to audiomix block control - Add CLK_SET_RATE_PARENT flag to all audiomix clocks and to i.MX7D lcdif_pixel_src clock - Fix parent clocks for earc_phy and audpll on i.MX8MP - Fix default parents for enet[12]_ref_sel on i.MX6UL - Add ops in composite 8M and 93 that allow no-op on disable - Add check for PCC present bit on composite 7ULP register - Fix fractional part for fracn-gppll on prepare - Fix clock tree update for TF-A managed clocks on i.MX8M - Drop CLK_SET_PARENT_GATE for DRAM mux on i.MX7D - Add the SAI7 IPG clock for i.MX8MN - Mark the 'nand_usdhc_bus' clock as non-critical on i.MX8MM - Add LVDS bypass clocks on i.MX8QXP - Add muxes for MIPI and PHY ref clocks - Reorder dc0_bypass0_clk, lcd_pxl and dc1_disp clocks on i.MX8QXP - Add 1039.5MHz and 800MHz rates to fracn-gppll table - Add CLK_SET_RATE_PARENT for media_disp pixel clocks on i.MX8QXP - Add some module descriptions to the i.MX generic and the i.MXRT1050 driver. - Fix return value for bypass for composite 7ULP ---------------------------------------------------------------- Adrian Alonso (1): clk: imx: imx8mn: add sai7_ipg_clk clock settings Jacky Bai (2): clk: imx: composite-93: keep root clock on when mcore enabled clk: imx: imx8mm: Change the 'nand_usdhc_bus' clock to non-critical one Jeff Johnson (1): clk: imx: add missing MODULE_DESCRIPTION() macros Marek Vasut (1): clk: imx: clk-imx8mp: Allow media_disp pixel clock reconfigure parent rate Oliver F. Brown (1): clk: imx: imx8qxp: Add clock muxes for MIPI and PHY ref clocks Peng Fan (8): clk: imx: composite-8m: Enable gate clk with mcore_booted clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D clk: imx: add CLK_SET_RATE_PARENT for lcdif_pixel_src for i.MX7D clk: imx: imx8qxp: Add LVDS bypass clocks clk: imx: imx8qxp: Register dc0_bypass0_clk before disp clk clk: imx: imx8qxp: Parent should be initialized earlier than the clock clk: imx: fracn-gppll: update rate table clk: imx: composite-7ulp: Use NULL instead of 0 Pengfei Li (1): clk: imx: fracn-gppll: fix fractional part of PLL getting lost Sebastien Laveze (1): clk: imx: imx6ul: fix default parent for enet*_ref_sel Shengjiu Wang (4): dt-bindings: clock: imx8mp: Add #reset-cells property clk: imx: clk-audiomix: Add reset controller clk: imx: clk-audiomix: Add CLK_SET_RATE_PARENT flags for clocks clk: imx: clk-audiomix: Correct parent clock for earc_phy and audpll Ye Li (1): clk: imx: composite-7ulp: Check the PCC present bit Zhipeng Wang (1): clk: imx: imx8mp: fix clock tree update of TF-A managed clocks .../devicetree/bindings/clock/imx8mp-audiomix.yaml | 3 + drivers/clk/imx/Kconfig | 1 + drivers/clk/imx/clk-composite-7ulp.c | 7 ++ drivers/clk/imx/clk-composite-8m.c | 53 ++++++++++--- drivers/clk/imx/clk-composite-93.c | 15 ++-- drivers/clk/imx/clk-fracn-gppll.c | 6 ++ drivers/clk/imx/clk-imx6ul.c | 4 +- drivers/clk/imx/clk-imx7d.c | 6 +- drivers/clk/imx/clk-imx8mm.c | 2 +- drivers/clk/imx/clk-imx8mn.c | 1 + drivers/clk/imx/clk-imx8mp-audiomix.c | 86 ++++++++++++++++++++-- drivers/clk/imx/clk-imx8mp.c | 8 +- drivers/clk/imx/clk-imx8qxp.c | 51 ++++++++----- drivers/clk/imx/clk-imxrt1050.c | 1 + drivers/clk/imx/clk.c | 1 + drivers/clk/imx/clk.h | 4 + 16 files changed, 197 insertions(+), 52 deletions(-)