From patchwork Thu Jul 25 12:15:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741930 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 31479C3DA64 for ; Thu, 25 Jul 2024 13:30:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=H5OIz+B0QVgivVue7JJVdHj+UWThnNvGaV1T+Gp5hkg=; b=xQtByGfCRgDggu Ezls6oNF35Ej39nx6wLNLD2yI+p3BhCycONH7pjXq1ZJbkvMqZrxdUKMCTVaT224qXUw6wekiSlRY w4RzzdP/dyLmxZMbWAcldX5M+M1hCWtl3KM50vTC9ErSBm9ZbVHA5K8t37XBdUKDu0euvrX6IYaSd mxgsegsu+vxnSY9/ELECFEvt7wmoVQzjH/V/mcwIevMAEUrwBtvYSSDxfceV1GSQSiwDxu+M6lKbI MKTbf3sWeAZKsVUMAfX3vvlAqtTqd2mIJ1gp9RNFRLAyASQcm5tpEeKpw5dZj8LV1cbLOVc8u1c7V u3ZsBPReOGOjwkffCknw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYS-000000015fr-0SF2; Thu, 25 Jul 2024 13:30:48 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOW-00000000sGF-0jZu for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:29 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909788; x=1753445788; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=IuLnJUzwlgwiToJliiZ0CWSCmv+ilC3gJ0pkOAB6b30=; b=Iozl3EZLK40CiwEyjHTUla0FyMQzbqvnPvcbQzaRKtIpFr4m7jkA0ria TBCrrIwvHT3iTWSuLsV7X3nWgp9mCOqeb376u5jygTPZSscwExPe3C0C7 amBaZVmcq9CrFxpLiNAJtDlr49vRPm2Fg4Oy5VCeD+F4Q9lu15Nl5qO65 YXZgKH6Ko19gVW2/U8ZJv+g560YVGUGnBtYAg2y/j/gyUNprLZQXiCphv mRWFCfVURh7zSy3dOTaQ0QfG88Re+hhozsack3+gF10CXY/R6lLLOCNIX esU7ow9vr8bEr40noh/vrA2U4uRPTOqMQiD0TifrRATu+RtcdX1d0Xxr7 w==; X-CSE-ConnectionGUID: 8P89o1u9RvODQlJQJtKtAA== X-CSE-MsgGUID: TMXqueRhR9229FVpXO3kBA== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="29678846" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:24 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:17 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:14 -0700 From: To: Conor Dooley , Daire McNamara , Marc Kleine-Budde , Vincent Mailhol , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski CC: Pierre-Henry Moussay , , , , , Subject: [PATCH 01/17] dt-bindings: can: mpfs: add PIC64GX CAN compatibility Date: Thu, 25 Jul 2024 13:15:53 +0100 Message-ID: <20240725121609.13101-2-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_051628_269810_D0E8E4DC X-CRM114-Status: UNSURE ( 9.28 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX CAN is compatible with the MPFS CAN driver, so we just update bindings Signed-off-by: Pierre-Henry Moussay --- .../devicetree/bindings/net/can/microchip,mpfs-can.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/net/can/microchip,mpfs-can.yaml b/Documentation/devicetree/bindings/net/can/microchip,mpfs-can.yaml index 01e4d4a54df6..1219c5cb601f 100644 --- a/Documentation/devicetree/bindings/net/can/microchip,mpfs-can.yaml +++ b/Documentation/devicetree/bindings/net/can/microchip,mpfs-can.yaml @@ -15,7 +15,11 @@ allOf: properties: compatible: - const: microchip,mpfs-can + oneOf: + - items: + - const: microchip,pic64gx-can + - const: microchip,mpfs-can + - const: microchip,mpfs-can reg: maxItems: 1 From patchwork Thu Jul 25 12:15:54 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741932 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7986FC3DA49 for ; Thu, 25 Jul 2024 13:30:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=LNLg0fYVZr8eseSEoLgvVAKnUDNzqxnjycuu7msSPtQ=; b=uqFkfDZxWRGYpF KZFRHMRjyQbeeHTqVngtLAz9aNdJgk0TTYaZ0tEWRL7Yt/wp8M7mR1c+LGgYupQbYEeZTEoUQ71zs stsmbvH3uBIA6p4yPgiDV/fJ2WX7ndIM53jwy/BDNr1wvPK4zfkYw6DLMNWQ3pbKxzpwG12vYIhmj COVK+8c5W7uA/zOl2kYQXOG6iSaFKXSV9+pa8UIkxdt2apG2TcLywE5WNRx9pV47Fp+zF4wF1fdmj gSpbGF6CQ/O5P2dpbpmSOJZbct4QUu9IIhIt4DHV/5/XgtMCeDpcPiJ94yO6dQ9ol76bHVemqrcaP 3Q/kwXgURDXo+GifJkmQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYS-000000015gK-440g; Thu, 25 Jul 2024 13:30:48 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOX-00000000sGF-2Tm2 for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:30 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909790; x=1753445790; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=64IhmAs4hcahlJtSrL3eGxK7HYUcs5RdttPIEWaVbDc=; b=R6/CgnxVZml6hpOyVmlMDOxCNfbpcN4egzWIQN3iTG2ZEh0WsTlAt4Vj 5ZQEgcIIx3n02qXjA+qp3xOtL1Z0RtZGFm3MgXUdhJLcZgwfi+dJN0HQZ CaUVY+lHHxP4N+rLyhzhcVHibpivCKHc3BziiCpshavpVCiflfV703wJO HC4MTRaXTN4WoCJbAgyE13MOpscBSmbKXj7qG/k7vkBQx3HxSXyGjq0lk 5hB0w6bysjXo5QXIzLALUWqI3jzXNYAIErAbDs+Sx8NJn54KimozXHnP4 aH73a1NXf15myJy8L7dj33UcUY/vB/RUsdgs7hX3UHxb5j6EdhNj7s+WQ Q==; X-CSE-ConnectionGUID: 8P89o1u9RvODQlJQJtKtAA== X-CSE-MsgGUID: c8ejOUDnQOqBzey5a9a0lw== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="29678850" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:25 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:19 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:17 -0700 From: To: Conor Dooley , Daire McNamara , Greg Kroah-Hartman , Rob Herring , "Krzysztof Kozlowski" CC: Pierre-Henry Moussay , , , , Subject: [PATCH 02/17] dt-bindings: usb: add PIC64GX compatibility to mpfs-musb driver Date: Thu, 25 Jul 2024 13:15:54 +0100 Message-ID: <20240725121609.13101-3-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_051629_698663_E167CCA6 X-CRM114-Status: UNSURE ( 8.80 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX musb is compatible with mpfs-musb driver, just update compatibility Signed-off-by: Pierre-Henry Moussay --- .../devicetree/bindings/usb/microchip,mpfs-musb.yaml | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml b/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml index c5e9ce2e7bc2..c8785a6c893e 100644 --- a/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml +++ b/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml @@ -14,8 +14,11 @@ maintainers: properties: compatible: - enum: - - microchip,mpfs-musb + oneOf: + - items: + - const: microchip,pic64gx-musb + - const: microchip,mpfs-musb + - const: microchip,mpfs-musb dr_mode: true From patchwork Thu Jul 25 12:15:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741933 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0C626C49EA1 for ; Thu, 25 Jul 2024 13:30:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=x75LfJZMxEboJw4D8jGHUWFflyaAypFmvapNqESJv4o=; b=m/diMPYJOAoVu4 eHsI7rXJIVIyarRUA+9i2RsVqPWeoGIUn4Qdj5RMyWz+0FDv/fwztZ+/jOx4R2K3oDa9OaDjvYPOg OWA5C41pH25Id1oI6tB0o1vbRmuGHi6nAfyMWazeqoMds77iLNGkuuuRFTIVZqcOlD+PnokZp+Znl CA8JgR2xaAt4cIuno9hh5bI1RAouPfdyeaq6IwNK3di4LByiRkzDawVXZAt0UFdXi+Nxgyj4ZWo1l ZbwtzmrhH6HHHBQpdmAnBs2DYEqPAZOwG1m8/1hwSaIh+Tk1DWM26MxlVvLCjHFjX6tqSFITwYAoG tcb+p3K9xfiDFNzwNWhA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYT-000000015gl-2WM1; Thu, 25 Jul 2024 13:30:49 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOn-00000000sKw-3cIw for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:16:45 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=gGafArm1uqiC0k9bYEwdMQ98iKtgmUW1zpOhu6ynPLg=; b=kcZ/K/Bus9YufTRGVS+YzD9sqh sNdyxF1jKX/j6yfQM6MggwzqZBr6yaAihc/o1nU/dvg+hqf60dABkVQ7q8xXz+6dr+MtF3vnGfZbF raAbBLCV0zUSunPqYf48ceB+BSJt9r080DJu7vXLLaaZTH3er0/+rn1NCxvirPzC3CSUEPPN/gIhK x8S1Lzpyu+CPuBtXw8d9Imq3QJMVcoLU+9fN8Pg40oKvOJpK2/ZIry1tO11o1BHKitRLZQPvRKw/O Y0f26S7FGmJsoA1ePGbWrHk+I2PDUc8wSBVzAKHbCpw/uzaZYD1KFKI9rbIgTw6HXK/OgXS9IMgAC uDpWYGEg==; Received: from esa.microchip.iphmx.com ([68.232.153.233]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOd-00000003zy9-1jho for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:39 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909796; x=1753445796; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=XzjG9bHDj2XGvDX2rSYcXKaSRCzWvkUE4SOtIiB8c3U=; b=q7UDUpFC9zxwCz+ycxggrpN+dEiap1Ybn0IfR5q3gsjQbvjF3Ih2q5Z3 bFjMzQF1Hg0DxAbzIZzkUHpkRGgR7nYoXpPrz/c0tfGwP/oS9zz30wUiE vVFwNAEKzA+fJA0mm9a6ktDj9mKDlGLrbHSfxuxjvCFqY91fNAanQjQJR 7B2g9stjRhautOGXusnoR9yh0ExUOvwr7kIRGi/93X33p+E23Ne2Xg3XJ ALFwjSGyc1S1uDVtxCP0MyyLQ2jWB9XlSAo3eszShkiSsOQzHdBbZr6hh 5dfm/LKvQFh5YZaB4H2IeunuNmf5CeS1CD2bP8oyqNg3KjDFBTtUUnBtM g==; X-CSE-ConnectionGUID: 8P89o1u9RvODQlJQJtKtAA== X-CSE-MsgGUID: 4/2QY4n7RbqixZCSIDOEhw== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="29678852" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:25 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:22 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:20 -0700 From: To: Conor Dooley , Daire McNamara , Jassi Brar , "Rob Herring" , Krzysztof Kozlowski CC: Pierre-Henry Moussay , , , Subject: [PATCH 03/17] dt-bindings: mbox: add PIC64GX mailbox compatibility to MPFS mailbox Date: Thu, 25 Jul 2024 13:15:55 +0100 Message-ID: <20240725121609.13101-4-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131636_260467_BB3C0316 X-CRM114-Status: UNSURE ( 8.29 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX mailbox is compatible with MPFS mailbox driver Signed-off-by: Pierre-Henry Moussay --- .../devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml b/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml index 404477910f02..9e45112e185a 100644 --- a/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml +++ b/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml @@ -11,7 +11,11 @@ maintainers: properties: compatible: - const: microchip,mpfs-mailbox + oneOf: + - items: + - const: microchip,pic64gx-mailbox + - const: microchip,mpfs-mailbox + - const: microchip,mpfs-mailbox reg: oneOf: From patchwork Thu Jul 25 12:15:56 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741935 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 2FDEEC52CD8 for ; Thu, 25 Jul 2024 13:30:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7ymWw6gPDSrpDy3RfJB2w6Jm4Ko/efx1uI9CpzvFoDE=; b=tkuRN7rDtW37Su qWopCvbnRZYLGTkaZtpceeBNzQP1SmLOTFmAe5zj1YbK0k6hSozwGxNQN6DYLPQtHm1MytRADOPpg vHEtCvDcVOj6B455gXLsqOP5SpdJNyx6p45fO4MV0vMc4W5gqwDZ8wsv3FD7yHTTrrhXtyEfeLTMy HKHO0cdbQ0CYPNF56YrjqFlApy2wrodG3rkWmf7zfaQlr/ILoIBMOv3PYSa7N1Ah28McyhvsxISzh REn/cdWBDV6wjyQeA4T5IoT9YiiL+SuLf9nZWN/S+3AmXLQVJdUboLju8XqvTWERTM9aWBExoXxmJ Fa2YXrCzkAfiaEYaSENA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYV-000000015i4-0Zr9; Thu, 25 Jul 2024 13:30:51 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOt-00000000sLl-0wo6 for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:16:51 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=y6MV5C00CmjZ99IbHWbY+BkqzJa7EKQ9kpXREhThYEk=; b=RHLSBiayXqcmuRhiPggTu39u63 w4joIcpz5ZabHFzGwZXJR28BnE1Kk13Sd9Na1CdpGhaGG9dCMDE+bxPD3uSlTQZhqUkseSD17cCzh k7IsB0cfpPzmeEo/p70ODXFQaK08oLL36hQAjnbaN3SY4kWCr92PLfSRxL6Ia538bl4LJXDr6atg4 GwBZqV54cmv9mcd98tTcaoaWugJO81NUhKjbGeBExnNb1e/bzJd0VyhbHnBVxBmiwjlmEnxUxrRyF rm5n47vyjKy9w0QtVq93DQXL3syh3kmRAOiBx1yguRtHBonIb+A7iEZ3m0eFkm4ENKCUf0h9Fa28L CuOtjyZg==; Received: from esa.microchip.iphmx.com ([68.232.153.233]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOp-00000003zzi-20rp for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:49 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909808; x=1753445808; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=6HsXb7M+wbgz7I/sJCXA/59Pc0L4VBtPFzakf38tsso=; b=jhrHHwDB2LoxxfIBUlmnLAueg/AZLz+OKTckoJFQGXsVpZPoULG899TS DP+diZJ78OWHhvGLcf+MT9nAskxEB6+D75+nbl6xW6kGwLqSo4pCiNZed veoGT81hTUg8J98G7/s1P71rYjx88pGsSnmYxKqHKSjVwz1vWQWHwFI2b TpijuEXQ3P740ub2ZalLrdkvk98CsLlELUUECNdsePekWsj8HGrC13Fe+ cBvUY75MHZZC5rnhMVIMEADo3wxRuDHPlWkDwbicRBVLzr9foQltT06rk x2WavD8EXMAZ9VNydTa7JAFq/kIcJzI1CJ4C/G/qUCO5t/fVXXhsKZy9I w==; X-CSE-ConnectionGUID: 73d5wsqqRUGsXcUpyIWy1Q== X-CSE-MsgGUID: AXpXTgm9Q0S7uDZD5lGWEg== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="260575366" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:46 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:25 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:23 -0700 From: To: Conor Dooley , Daire McNamara , Mark Brown , Rob Herring , Krzysztof Kozlowski CC: Pierre-Henry Moussay , , , , Subject: [PATCH 04/17] dt-bindings: spi: add PIC64GX SPI/QSPI compatibility to MPFS SPI/QSPI bindings Date: Thu, 25 Jul 2024 13:15:56 +0100 Message-ID: <20240725121609.13101-5-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131648_280991_73766FBC X-CRM114-Status: UNSURE ( 8.19 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX SPI/QSPI are compatible with MPFS SPI/QSPI driver, we just use fallback mechanism Signed-off-by: Pierre-Henry Moussay --- .../devicetree/bindings/spi/microchip,mpfs-spi.yaml | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml b/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml index 74a817cc7d94..4c9a7f1ade50 100644 --- a/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml +++ b/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml @@ -20,9 +20,14 @@ properties: compatible: oneOf: - items: - - const: microchip,mpfs-qspi + - enum: + - microchip,mpfs-qspi + - microchip,pic64gx-qspi - const: microchip,coreqspi-rtl-v2 - const: microchip,coreqspi-rtl-v2 # FPGA QSPI + - items: + - const: microchip,pic64gx-spi + - const: microchip,mpfs-spi - const: microchip,mpfs-spi reg: From patchwork Thu Jul 25 12:15:57 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741939 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D3F94C3DA64 for ; Thu, 25 Jul 2024 13:30:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=fnIrTrmxJ1Xn/Tr9IR8ZJ3fGGKjQvZx+cWwQRtSdCE0=; b=H9GQrk0gjjgLoo GYjKh8V6gPm290TSUC8Xp56z7K7/bRCE+i+KVmbVRh+C3b4rFtB2VCIp5slQr4nSxa3djCZK57FXJ 4jqa3FmWvAXxJqiM6CP6yK1nsUdJ2k7y+m2U2M63kAPfw9kCKsY5+2khe2a4fUdelyBs5uunKcwh0 iUF8jgi5OvKXxqgRJSvu6hfImGKCDfbpGiUZyy4t7xXTI79AQdnDQp7Jv8p1Cdr9FvgjVJSFZ7LdW AyCzosnBmalD76v6sB4DKq5xR0JNPxVeBXLdxenEfFarc9n63+mBSdzdgFD8myY5aADbGUedkAQvU GIjv78tmd56U+M3xwcew==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYZ-000000015m0-3UuV; Thu, 25 Jul 2024 13:30:55 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOx-00000000sMt-04Qu for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:16:55 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=nwMwB6olbuH56QA6PbvNJlQSpV4mps0KFxNUoR7uYss=; b=pFatf5LxKp5T+1xaPF2ZqPzFOJ ropGPPlcCmr2nCeZ7IjbMwdh+Eoce/8fREBIqw1chCLbdCSsSzW+d51Hv2v6g80DWOS6IcXVnJ0rL ubWcCUutD+wHR7cmnFTK6O+yMKe95+JIYfZztp8oBWQyKPQdYeZ/qtg0R4z2VhgD1Di/UGGN61Wqs UhqIAUdwCoUK0eyYQ2vGwMKE5vO9oPdKbMfJbF5axUBvKcXOeRY/9NX5x1IgrPoD6z9DjuDmreoHI DkVkdNqEraLZrPeVvesO6S0scnOTBJjHzKdzJHjs0U0GpY3f59al8mgMKSJqgTRYMr4QHEc43uE2a LkZiPk8Q==; Received: from esa.microchip.iphmx.com ([68.232.153.233]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOs-00000003zzi-2X2r for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:53 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909811; x=1753445811; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=/iFlJVgVNMjAyvZbdlWZH31ro/rYnKrZRjv+0TbNhEY=; b=VFx6qUDf4Z/D8Yg+snD9dUQ9/sib3uZws1LQW3PgZyTfDsno4VaccoTV ASi71jQEF60iAbZr/hVLx1dRqb00tpjBDfwkG976dEbz9NtgC7fNx6S0E DOt9NlHUcTlS84Iw8bd3BSFifO2reTv/HvluTJCX0O8Jbs4MnQTy5Aqmc /bR7Uy0xnoA1k1cgu7NgcvNtWflYuF8GLFyFq8f4pYTXnUqeEWMNhSaGW R6LFNkrMZIaTblMwnUKucGT42SKX2pY2G0WBV7k9v2Q8vt8W2FXJq8zb4 t1N0vzfMOW5rYGp7wmGwhOt3oO+tlVkpuXG+MqAhwI8u/kINfy3KgbWe/ Q==; X-CSE-ConnectionGUID: 73d5wsqqRUGsXcUpyIWy1Q== X-CSE-MsgGUID: 6l13QotSQ0m9lhZr3PAqtA== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="260575367" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:46 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:28 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:26 -0700 From: To: Conor Dooley , Daire McNamara , Linus Walleij , Bartosz Golaszewski , Rob Herring , "Krzysztof Kozlowski" CC: Pierre-Henry Moussay , , , , Subject: [PATCH 05/17] dt-bindings: gpio: mpfs-gpio: Add PIC64GX GPIO compatibility Date: Thu, 25 Jul 2024 13:15:57 +0100 Message-ID: <20240725121609.13101-6-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131651_874924_309A0E16 X-CRM114-Status: UNSURE ( 8.61 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX GPIO is compatible with mpfs-gpio driver Signed-off-by: Pierre-Henry Moussay --- .../bindings/gpio/microchip,mpfs-gpio.yaml | 16 +++++++++++----- 1 file changed, 11 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml b/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml index d61569b3f15b..fdce88374a91 100644 --- a/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml +++ b/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml @@ -11,10 +11,14 @@ maintainers: properties: compatible: - items: - - enum: - - microchip,mpfs-gpio - - microchip,coregpio-rtl-v3 + oneOf: + - items: + - const: microchip,pic64gx-gpio + - const: microchip,mpfs-gpio + - items: + - enum: + - microchip,mpfs-gpio + - microchip,coregpio-rtl-v3 reg: maxItems: 1 @@ -69,7 +73,9 @@ allOf: properties: compatible: contains: - const: microchip,mpfs-gpio + enum: + - microchip,mpfs-gpio + - microchip,pic64gx-gpio then: required: - interrupts From patchwork Thu Jul 25 12:15:58 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741934 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 63F70C3DA7E for ; Thu, 25 Jul 2024 13:30:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Uwki7a0bvaf1mWzxrcAGWvbVcne580TN75Lq/dr6RaA=; b=AspawtxVlmq40c kxzeoAaNDzxtZ6V2YsnIgy8qowq4Le7lHzIlhQO7qbubO6CJhhem72T5Xi0pWhtL7SlsUpOXezdw3 B71MD/czwd/kCsyiz8oLuJxePC2ssHFkITuhFRY4wKvW/7hAQxDUTPLVbEVH4Nn/Ldg0/LWoJtwt5 FrXBmeDXaxEplxMiRGclSMy7dk/r83FZ12+8Bn0xFT5sub6U1nCACvdH31SRTW6MzyyBYXaPHTZCE JlvdR1PxO1WqUf18pa3pGb5vAoPXzG08iLFPUVhwMXz0ElnWEzCeksFsdvPieqZD8/8PT/CCUnLXK 8LLqmAWdGra9w6lj6j4Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYU-000000015hQ-1ctP; Thu, 25 Jul 2024 13:30:50 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOs-00000000sLe-2yJM for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:16:50 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=wk26y0Zx6odkh26HmG5ZsAnwUPNQtCHihjL+FYugk9I=; b=K0BVIS05+mPLnQeaXKyNRdDmJn 1cBfybbhclGkcY5r6hD3IDinxjSL2svKJBZgshYuQigLpx9wmCvl19kf+ziP54CzAX1uLK+QqKPCr 7bu0VLjWXEkLC4OS8Xz8ZHFy5EQvq5dPCq+4CwpwPT0aO234YsOWOIoBUeWvskWfRgdxd1isI5aAX qSv/0ALLfPrXo0YllYrTh8Z61Dq1LO/ygdm0wH3/D5I6t1iUGPYh3sSFY7X+5jPpGtVW7i2qGH5UH coDFW7r/hspE+0BJ2rv+z0aWUYHyBAFzLgOdDhAf1E5G10UTHQlCutkq8ZJHN40vkjQNOaoZ91T15 C/IgN25w==; Received: from esa.microchip.iphmx.com ([68.232.154.123]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOo-00000003zz4-3mcn for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:49 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909806; x=1753445806; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=69lFbB2jeTYBiUaoNoQ4L8pJt0Z/rKLzQZrqDV7Af4E=; b=xrRMb/87O8T5M1PUj9XaSD3CU4k6zFjTOvYqN9o3+LmZbLs4kQsvnzaC 9LSju/U5iAE53iSYOMmi2drxJjiqFhWcIy7oPffcfrXGEuQwAO3EQVH0X tJ7NjO1ccxyyVHsZy9WU3hIlRbsPmChfvD8WWswHxBWQf0+kwNq3G5eGV 2oqZRC2bOaJXGsrgnqvZpSc3j351U05ovCzO3hAsKoPBDlRF+WIqrKod+ fKcQbUgzmKFddFYnLa64kj2ztmp4BabsD/V1X/kcAd1QuTFeNvAOZOugP HIHIHN3YNDThE42cVdgblXf6+DTxhxyurxcx/7jSOwt5Ap80hJFnlvL8N A==; X-CSE-ConnectionGUID: 7H0adE5mRmid6ymnvkB3VA== X-CSE-MsgGUID: Y8om+FnmQmCfo95fR/6Z2Q== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="197092680" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:43 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:31 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:29 -0700 From: To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Samuel Holland , Palmer Dabbelt , Albert Ou CC: Pierre-Henry Moussay , , , Subject: [PATCH 06/17] dt-bindings: riscv: sifive-l2: add a PIC64GX compatible Date: Thu, 25 Jul 2024 13:15:58 +0100 Message-ID: <20240725121609.13101-7-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131647_633532_D5ED7C8D X-CRM114-Status: UNSURE ( 7.96 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay The PIC64GX use an IP similar to MPFS one, therefore add compatibility with MPFS as fallback Signed-off-by: Pierre-Henry Moussay --- Documentation/devicetree/bindings/cache/sifive,ccache0.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml b/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml index 7e8cebe21584..9d064feb2ab1 100644 --- a/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml +++ b/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml @@ -47,6 +47,11 @@ properties: - const: microchip,mpfs-ccache - const: sifive,fu540-c000-ccache - const: cache + - items: + - const: microchip,pic64gx-ccache + - const: microchip,mpfs-ccache + - const: sifive,fu540-c000-ccache + - const: cache cache-block-size: const: 64 @@ -93,6 +98,7 @@ allOf: - starfive,jh7100-ccache - starfive,jh7110-ccache - microchip,mpfs-ccache + - microchip,pic64gx-ccache then: properties: From patchwork Thu Jul 25 12:15:59 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741867 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C1DAEC3DA5D for ; Thu, 25 Jul 2024 12:17:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=lgHyRPz9gpO4sIGVmhZ/Lnx2H1T1jrDzNBMsJ8Cgipo=; b=a6KWN9JpeqCB6y et57rrg0EC0O3RraYT96hGXR3V+4R2su9GWLPkTe+HZqdc1lQAcWYLBPjAZ65iCGq1kb85ZjEMxzw Q7eyWWwFXjdQg+oZM6IBRr7ps1bGdKiCE0IDnCK6M86Ozv7hmWzfKwzuv6OtJ8r2J9gnQClrUtg9A wbV8o7v6EzuSULii80zWp28j3QN8lv6b3qtfJRG/0d8mHvbS21dG71LnFequS7gGS8lR1fD0Jssal KJ113JAtSQ4ME54+zE9KelLaP2aunO+C+TXLuFAgWThPtGVW19JvXbyH3xq7q63SF2vZSeQ+VlMiQ 5lO7aZCNP2BiAzECF2jg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxP5-00000000sOX-1Fx1; Thu, 25 Jul 2024 12:17:03 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxP0-00000000sNg-1OEI for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:16:58 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=+SIqls8eI0ac20/IRxW1Stx0LTKoNh1JNjidv8fC9rA=; b=eC1tiMaKXzlVcOEgg7ibMDUNzf V96mj4ViRj98LMK8igYLn7DMGo1ExC3zL4RRErPqFPdavc/vuoeMzOj0RPnxxaW3Y9KaoD4dO7pl2 LE2i3+Eu9l5E4lEWT9gesq3N/0BJp1jBpvqY50CZBJuL/YV1hvaqRwihPas0avwmWqGhDx1c2hLSO yIBl+fYe8q4g+RVzyj534okMzpT2pKaktRazWueXF/HtxkMgRozsng5xjCOpP+nuxCCFq7ICu4MRe WV9mSBBPOKYuHZ+GpXREd0NqMF6zDh+IIYVX+I5hOAoJMIYVYl0Kpt39Ch3Gm0oLPjNRWx527LK8A B7ImmtNA==; Received: from esa.microchip.iphmx.com ([68.232.153.233]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOt-0000000400c-3qhw for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:57 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909812; x=1753445812; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=dtgBBPeo7nvygi0hbwcfkCjlIrmmucuYE54L3T2aR+4=; b=djoyrawZ4n7VY0BANVw9N4M01hTSHszgAjghf0Gj+FRQ3bKrDjPKrYPu 1+aYKgn2miXmYkRa2nubnnr9ddLIhMBVvHOR8IziszoW+1dd1VDDeClAu LeWwQq2Jl4wEdkjC6h1hIzSYID5kPOZPdDHKkf0Qg0O8jqKNvlp1GgBzg 10mwycAzEuEVOhyhLGIYOPdeTghaZ/GN9H1u6tfszt7FGGYI37ZGbbaCE 1l5A16FpDbCa4XShpJCaBspNE0RLRtJDsTjoqaIRWXg+Q7M+JnQMpw3r7 1zD8Ol9Bq5iPNx/EJEXYngQd5/MVwUE77VZPrYUi2PgERwG7TIVmDk2yj w==; X-CSE-ConnectionGUID: 73d5wsqqRUGsXcUpyIWy1Q== X-CSE-MsgGUID: NnT9wWeKTqygUlf95wKjRg== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="260575368" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:46 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:34 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:32 -0700 From: To: Conor Dooley , Daire McNamara , Michael Turquette , Stephen Boyd , Rob Herring , "Krzysztof Kozlowski" CC: Pierre-Henry Moussay , , , , Subject: [PATCH 07/17] dt-bindings: clock: mpfs-ccc: Add PIC64GX compatibility Date: Thu, 25 Jul 2024 13:15:59 +0100 Message-ID: <20240725121609.13101-8-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131653_823067_3BDB6C8A X-CRM114-Status: UNSURE ( 7.88 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX SoC has clock compatibles with the MPFS IP Signed-off-by: Pierre-Henry Moussay --- .../devicetree/bindings/clock/microchip,mpfs-ccc.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/microchip,mpfs-ccc.yaml b/Documentation/devicetree/bindings/clock/microchip,mpfs-ccc.yaml index f1770360798f..9a6b50527c42 100644 --- a/Documentation/devicetree/bindings/clock/microchip,mpfs-ccc.yaml +++ b/Documentation/devicetree/bindings/clock/microchip,mpfs-ccc.yaml @@ -17,7 +17,11 @@ description: | properties: compatible: - const: microchip,mpfs-ccc + oneOf: + - items: + - const: microchip,pic64gx-ccc + - const: microchip,mpfs-ccc + - const: microchip,mpfs-ccc reg: items: From patchwork Thu Jul 25 12:16:00 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741938 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6DE77C3DA49 for ; Thu, 25 Jul 2024 13:30:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=B46N+TcBO1BEa9htcReyW3MHN2+n48oLEvIbYwlkt2U=; b=o07jA/KnzY4q1Q TfdL6Xfzk85erFzVWHdoade87bcWaJzhhfgWcQT8pRLmGuzMdPNaPFE6X7giooK/G+mlUPV3Q6Uur DkEoKo/Mq6hy4SLHhe8+0DvdtBNu1dch5sftOhs2pPz/VXYQvtzGSbd7oBVmK7v9XXC+LGr4hg3fz BET57VWq++Q4xdTnKdPbPdKnlzXFvqzTrVduKS9yhp5RTd/uSwVXdqhcf7WejOyQuCO8q6aLKHxJx ENVAMuyQN9uhHGMmKVGvESGjvWuQ7SL7Hm7vL5sIxJA2v/Is9nSLPcDjIQXIOXE2RMa5eVkU/h5p/ Y5shN6LrqSiDpqj/9SZA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYY-000000015ke-16jq; Thu, 25 Jul 2024 13:30:54 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOw-00000000sMs-4B62 for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:16:54 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=qE6mxLjGCn8ztBuU8PQXA9vHP1IiI41lD6r9ygoFuAc=; b=HUM93w46cI5/Ooo/bBna5HPoeg K7lgVtRv2ge0wVNmSyB8NGFZnEdLoe0gMMeZyA40snz47p8xe7qx6ZuFnszQRwKemb9H0tMESC9Oa zG5q8om4QnHdKZfB3SsfdmiDvOqjcaXC1RyvLJGPbtPWpq+M8MZnKjQbr5m40rCpa93+KJC+MTMIi Y6xzHsxsZrxeXQ8Pkuc2zyGNBeiFNZRdCrn85gIVyda9csUv0/O/UVrqN/TAf6pHRa2TymNJrO09c vGqry8YIeMnP/f9S3ViO0+hMqh6NP6HZcsFNvXvAiqIPxx69vUYAyFRbBxe0JDZkSb+/E2LL2OPpX 4aGHveJA==; Received: from esa.microchip.iphmx.com ([68.232.154.123]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOs-00000003zz4-0VHJ for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:52 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909810; x=1753445810; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=13pBX7HrqyQLqJez8Tn1NpNnpK0lqqwZHVuFDqzCnWU=; b=g7qBeaipfgXFgaYT/tpa0GLR1qQtoJC0Ln3PZz9g9NI4UMIh1N4JVmt4 xsUQZnBXdVjID61ygFvIrFia6789YD0nhDSQK3OBUK8N/g0QrpvOe4PlE dLNU3w3z0brOnDLo+wR6MjENPc7hHT41YiLHEWU9nFPCp0wvbgpNSqW1q PUROB3vOtvgJ3hID7YgXw1+M5/DcPB+7w9DnSPmkG3yFsxTYbCjfgzDIS KpPJ1GC/79uZjSbiZn9wnTDcvgSdBsxzr6noP5u65HJ90HZEzM0B+RdiU xU7iTWHLRfCdIWw7/f1FjHBaQTk16aSM3IgAlh9uq580dSCX7zuoMOdye g==; X-CSE-ConnectionGUID: 7H0adE5mRmid6ymnvkB3VA== X-CSE-MsgGUID: D6u//OryTremXiN8sf3jMw== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="197092681" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:43 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:37 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:35 -0700 From: To: Conor Dooley , Daire McNamara , Michael Turquette , Stephen Boyd , Rob Herring , "Krzysztof Kozlowski" CC: Pierre-Henry Moussay , , , , Subject: [PATCH 08/17] dt-bindings: clock: mpfs-clkcfg: Add PIC64GX compatibility Date: Thu, 25 Jul 2024 13:16:00 +0100 Message-ID: <20240725121609.13101-9-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131650_595818_1C4C0AE8 X-CRM114-Status: UNSURE ( 8.06 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX has a clock controller compatible whith mpfs-clkcfg Signed-off-by: Pierre-Henry Moussay --- .../devicetree/bindings/clock/microchip,mpfs-clkcfg.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/microchip,mpfs-clkcfg.yaml b/Documentation/devicetree/bindings/clock/microchip,mpfs-clkcfg.yaml index e4e1c31267d2..ca889f5df87a 100644 --- a/Documentation/devicetree/bindings/clock/microchip,mpfs-clkcfg.yaml +++ b/Documentation/devicetree/bindings/clock/microchip,mpfs-clkcfg.yaml @@ -19,7 +19,11 @@ description: | properties: compatible: - const: microchip,mpfs-clkcfg + oneOf: + - items: + - const: microchip,pic64gx-clkcfg + - const: microchip,mpfs-clkcfg + - const: microchip,mpfs-clkcfg reg: items: From patchwork Thu Jul 25 12:16:01 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741936 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 232F4C52CD9 for ; Thu, 25 Jul 2024 13:30:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=y8eDYS8OWvSoACHBh/+/1+N1dZM0mIiAcHORNptVNQo=; b=JVfPOLl2RgfpCA 5GGVxl8AbRd1txSWadb1qlFgxcBdTS7W45Poaqr+JLgH3H97XSMXzIh5oJvUQlSRyiZvLV58DUDL3 PGNEHUzQKbbzFEp87GJlqHXTXiMljpRJkG+PqPy6141d2MHYqdozMKFoauf4rGxKu297N5l4CDF4r scReehFvW68R4rvePZqa9Z6oOBOzV9hL7Ikzzeh6N6+je5A93rd91weCOllcEn/ELBPhbIEcReOE6 eWS/h5CCA3G2nPSKjnF9gsa4hbej67RqQIJ1i77rETPWPC5U9nbbJAnPa796VSRL82al4dqlcUH0l AXZC+Tp+qFcqpwm/I2Kg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYW-000000015jI-1Iiq; Thu, 25 Jul 2024 13:30:52 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOs-00000000sLd-3p8P for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:53 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909810; x=1753445810; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=nLkCuTBPfpbqNBH1j3e2/aPI6MfTBWdislcAckUBGL0=; b=LKMoy54LXZJp1IFic4pqbWz12qr+3BuFabkmEOFpvwN+oPx7nb5fYVy5 opL47YyYHiLQinp06GsfxLWgD8eE/9qipZjNlP4t/AfI9OXk+CBeC2wNq +HKCeClcO6PkWyBAKPtz2sRbFdBQV0QU1CjsO82KQpqxoXh+vXUc8pkM7 aadWJEfurCCvm3n7bUmFOAdiEHVpubJdmyD8QLgRpZP/qcfpDz/psONmk DeOJ9Uv8eSqU/+YOv7zhZIxDCaxylxq+gg4SL8Ww6nBW3Zs24uKA5v7jD opNIr+1aprXIX07Dubp9BzItRmmMDgxE8ceFkINe3XL7RflcAsmYArtLd A==; X-CSE-ConnectionGUID: 7H0adE5mRmid6ymnvkB3VA== X-CSE-MsgGUID: QB6OQBHnTN+Wj2m9Fj8muA== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="197092682" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:43 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:40 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:37 -0700 From: To: Vinod Koul , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Paul Walmsley" , Samuel Holland , Green Wan , Palmer Debbelt CC: Pierre-Henry Moussay , , , , Subject: [PATCH 09/17] dt-bindings: dma: sifive pdma: Add PIC64GX to compatibles Date: Thu, 25 Jul 2024 13:16:01 +0100 Message-ID: <20240725121609.13101-10-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_051651_094506_3B1CE052 X-CRM114-Status: UNSURE ( 8.45 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX is compatible as out of order DMA capable, just like the MPFS version, therefore we add it with microchip,mpfs-pdma as a fallback Signed-off-by: Pierre-Henry Moussay --- .../bindings/dma/sifive,fu540-c000-pdma.yaml | 15 ++++++++++----- 1 file changed, 10 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/dma/sifive,fu540-c000-pdma.yaml b/Documentation/devicetree/bindings/dma/sifive,fu540-c000-pdma.yaml index 3b22183a1a37..609e38901434 100644 --- a/Documentation/devicetree/bindings/dma/sifive,fu540-c000-pdma.yaml +++ b/Documentation/devicetree/bindings/dma/sifive,fu540-c000-pdma.yaml @@ -27,11 +27,16 @@ allOf: properties: compatible: - items: - - enum: - - microchip,mpfs-pdma - - sifive,fu540-c000-pdma - - const: sifive,pdma0 + oneOf: + - items: + - const: microchip,pic64gx-pdma + - const: microchip,mpfs-pdma + - const: sifive,pdma0 + - items: + - enum: + - microchip,mpfs-pdma + - sifive,fu540-c000-pdma + - const: sifive,pdma0 description: Should be "sifive,-pdma" and "sifive,pdma". Supported compatible strings are - From patchwork Thu Jul 25 12:16:02 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741937 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 99D11C3DA64 for ; Thu, 25 Jul 2024 13:30:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=y9RTH5mxczgPYUQr/0+s2sxhuDSuZoIUPI0f1Njex1s=; b=Dz6c6jiB+GCu6Y Gi0c7Kk9N1mrvTpPfV3UWqljOU9nxaCGKC+5DXEpga5Z8R8Zm8Za0kZJwsq22g20rmr0FABGTBvJg Ruq/XUktDTXWufrujHWtJnl0MFo/njdTeGFCs0ODz9vn7vm0K4cxcE6zUyidJRMrk2ZWoOzeNWCjH 6yH4cZgEhsMC08fz2xjMfRgCHAqc0/5UhxOHyYOS1cKVwGD0Q3BgA9eaOnrXfa/Irvd1ZxUj4Wpzd NujyW0AMWyUlxjtHloE2UMfp6F1fmAYod5ELPuAAidHGd6ArbrWLY1qIg5thPP6cRS61Slq+4snov 0Kv/jArJOEaJ/QEyVuVA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYX-000000015jv-0uAl; Thu, 25 Jul 2024 13:30:53 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxOv-00000000sLd-13m2 for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:16:54 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909813; x=1753445813; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=15hyDjA6CZyVRgtJnFulDkwlNePq5xuT1A/C4/KCaN0=; b=SJ6R+nLiUQEctX9bHgugg9uK6zMoBqz9lLr+mYRYyUbQDqeqbYt9vXj+ p6wWl09tfusJU+D2ybU/TWdMu23lSsLpnsOCSnPTwIUyqNi266TdiGhmU ask/7Jlo+M6k3UOY9oXskubQ5+DyyrS9jka9CXKnTvjwtvYE/v1gE2OlJ xVD54XkT2duQZHnGTSZORwFxlC6jZmOeLS3i4k5/Oa2aTxkIeSo7JBAV3 PCQ8DC73uUIG4Bi1O0bsaaGQj6MlP65MVLyG5twKpuJCCtR6uzGXiOgIx S4otEbAy2K4swf7Ff1ROnThbOOhBQ2aWpRBBgkY96zXz/1L3DhPTYy7PC g==; X-CSE-ConnectionGUID: 7H0adE5mRmid6ymnvkB3VA== X-CSE-MsgGUID: NS1Uot/LRn+ZUzEjPoqsLQ== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="197092683" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:16:43 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:43 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:41 -0700 From: To: Conor Dooley , Daire McNamara , Andi Shyti , "Rob Herring" , Krzysztof Kozlowski CC: Pierre-Henry Moussay , , , , Subject: [PATCH 10/17] dt-bindings: i2c: microchip: corei2c: Add PIC64GX as compatible with driver Date: Thu, 25 Jul 2024 13:16:02 +0100 Message-ID: <20240725121609.13101-11-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_051653_429485_CA6E2D68 X-CRM114-Status: UNSURE ( 7.63 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX i2c is compatible with the MPFS driver Signed-off-by: Pierre-Henry Moussay --- Documentation/devicetree/bindings/i2c/microchip,corei2c.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/microchip,corei2c.yaml b/Documentation/devicetree/bindings/i2c/microchip,corei2c.yaml index afa3db726229..4ba8a27eb8e5 100644 --- a/Documentation/devicetree/bindings/i2c/microchip,corei2c.yaml +++ b/Documentation/devicetree/bindings/i2c/microchip,corei2c.yaml @@ -18,6 +18,10 @@ properties: - items: - const: microchip,mpfs-i2c # Microchip PolarFire SoC compatible SoCs - const: microchip,corei2c-rtl-v7 # Microchip Fabric based i2c IP core + - items: + - const: microchip,pic64gx-i2c + - const: microchip,mpfs-i2c # Microchip PolarFire SoC compatible SoCs + - const: microchip,corei2c-rtl-v7 # Microchip Fabric based i2c IP core - const: microchip,corei2c-rtl-v7 # Microchip Fabric based i2c IP core reg: From patchwork Thu Jul 25 12:16:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741940 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C8CC1C3DA5D for ; Thu, 25 Jul 2024 13:31:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=m17uP35rbTujex5mhiAW32YegwzRnGXunVJ4emfUMDA=; b=0AXqFOwrQz4r6X HetxH7ji5HriPx9g+uHUE76DbYMSlI4o6lJjgbbZclQcvsHfByC2L3ZUJAbdd94Or9HrjOJPqpyvk u2lz850aLFpU0JTXjsu49s/LDbgvdK1whRkSMQ5bwW1eKewKQYV19vYu5zhqGhosGesWzYiu9iKvk w3W/V/9ArOhSM8pE0nIaUObNikVDCewIzcIk6H+5a/39dvEbzHsWdj1Z4unl7On8NOnfblMpEdXf8 RTUYNyAW0q5fD/uJDONk5bnOzVh0xzdL3GPft4NjMiv5Ola47FsdvKYo8EZXG5+JSM4PvLAUUxSGc VW41IFzMAdxrpxWOTsrQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYb-000000015nW-2TVE; Thu, 25 Jul 2024 13:30:57 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxPS-00000000sU3-1Azn for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:17:27 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909846; x=1753445846; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=mY+VBekkdvm3m8aKNmi+5EnKvkkTMNNxWaHfQKqjgA8=; b=zqLlA4K1tFLQEgisVodY2CPx222rpNmlF4Yacx64TgLTXFZLccc8r7HI +KMlbQkybl9fXrgsvbVtVs86PmGnG+SQxUxoBqueiui5K38qXALwkstPq Ai5r6ZdIF1Mosq/9W0Yr/C7II+Ik5gWqEdByrZ0Kwub3v7NL/xDOt5MCe Hx0HqEsoAho0UTgUxOmosDMNjZkfWWKAAwI0NkcCbL1cliwTT5egljzq9 vwRzXsstFRSEoDP0U/dGZlWOAkDg1Eqo+3xLgNr2fSd0VLuSLrgtzZbke MDrTwat4qkvpnKREflAkXCrUQ4uBQXaSqe3CW8+nLWCWnpbqDZE5aL3rD w==; X-CSE-ConnectionGUID: Ik2C1p0ARZK1eWHd58n+Yg== X-CSE-MsgGUID: 39dLW3JoSpiXV3qQ258VjQ== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="32460679" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:17:25 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:16:54 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:52 -0700 From: To: Conor Dooley , Daire McNamara , Rob Herring , "Krzysztof Kozlowski" CC: Pierre-Henry Moussay , , , Subject: [PATCH 14/17] dt-bindings: soc: microchip: mpfs-sys-controller: Add PIC64GX compatibility Date: Thu, 25 Jul 2024 13:16:06 +0100 Message-ID: <20240725121609.13101-15-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_051726_354601_1F3D206B X-CRM114-Status: UNSURE ( 8.38 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay PIC64GX is compatible with mpfs-sys-controller driver without additional feature Signed-off-by: Pierre-Henry Moussay --- .../soc/microchip/microchip,mpfs-sys-controller.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-controller.yaml b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-controller.yaml index a3fa04f3a1bd..af89d5959747 100644 --- a/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-controller.yaml +++ b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-controller.yaml @@ -24,7 +24,11 @@ properties: maxItems: 1 compatible: - const: microchip,mpfs-sys-controller + oneOf: + - items: + - const: microchip,pic64gx-sys-controller + - const: microchip,mpfs-sys-controller + - const: microchip,mpfs-sys-controller microchip,bitstream-flash: $ref: /schemas/types.yaml#/definitions/phandle From patchwork Thu Jul 25 12:16:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741868 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4C960C3DA49 for ; Thu, 25 Jul 2024 12:17:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=M2bwhKtX04Xu2am1lNyQaVS1RRAMhZ+bVYdfu6PuHZQ=; b=RaXFPpbaFs+wbk VMOky5nRKd2DrXDoGkxba6BZ0uKYIRRjhTMLREYXyGc0fBmxbi+CozPdPDfOPooUhB0wR5eSrpMFA +lt237BU0uPW6S+8jbBdnqKwo3Cgg5yXX8nzXGWWWFf5VmKvBNEP18wn0kdZmC5PckRzl89MjJL1F kxll1cXQQE9/pgjusvZ5IpUeQ4MWCYrBAZ+oyK7dl3oEGkP5MEn2fQPE/qiwXYNUl45UE3FfDUBZt X2wRtUFuGtRnjZWpP5fIh7fZ+lSDJKT11pka9VR1WJ5zUpz+9PMlTb98Zo1O1/7ZMaUdWvrPYMjBH RvjBYN5ES2CARVlbNgvQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxPO-00000000sT4-1eJY; Thu, 25 Jul 2024 12:17:22 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxPL-00000000sSE-2fOe for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:17:21 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909839; x=1753445839; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Eiai/1UkJa0rSDWeeNuZu43ovReww3TviaxZDm3u3FM=; b=GD1bqvboF2SjfLVTzGe/OGi+v5ubCN5Eo1lizLxmrIr3R/sLmEGXjQjn CamCjZkqW/XY9mOLWTGYwy3n5iUcrVE7HkY36qZbq7FzNtqNMHxrB4Hwb 2YuXCNXkOtVJjyeiWcVGDcIHj80Qq1nDaVMk2Bj70adrxF2akvTg7oswt 6HAoGSytV4xGtU/3qP52tq+WcP614gfMY1BusFueajk34Aq47Je6HZerW LBRN1zGkdLCd9bcRiui0yccNn+On1BCmMCBjWKu9e3dj1mx/8Os6PVpuE KaQRx4ArCnORvunaTmlicvBz/i8+QOlnfHeTpZIbLEvH+A2kmKo6m6VaQ A==; X-CSE-ConnectionGUID: FjEJXt1iShuJypsmHj+1Bw== X-CSE-MsgGUID: L0M9qhp7TDyXKu7xrW03tA== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="29650442" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:17:18 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:17:00 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:16:57 -0700 From: To: Conor Dooley , Daire McNamara , Rob Herring , "Krzysztof Kozlowski" , Paul Walmsley , Palmer Dabbelt , Albert Ou CC: Pierre-Henry Moussay , , , Subject: [PATCH 16/17] dt-bindings: riscv: microchip: document the PIC64GX curiosity kit Date: Thu, 25 Jul 2024 13:16:08 +0100 Message-ID: <20240725121609.13101-17-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_051719_760115_F6A710F7 X-CRM114-Status: UNSURE ( 7.68 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay Update devicetree bindings document with PIC64GX Curiosity Kit, known by its "Curiosity-GX1000" product code. Signed-off-by: Pierre-Henry Moussay --- Documentation/devicetree/bindings/riscv/microchip.yaml | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/riscv/microchip.yaml b/Documentation/devicetree/bindings/riscv/microchip.yaml index 4a29c890619a..5e5f2676e6c0 100644 --- a/Documentation/devicetree/bindings/riscv/microchip.yaml +++ b/Documentation/devicetree/bindings/riscv/microchip.yaml @@ -4,14 +4,14 @@ $id: http://devicetree.org/schemas/riscv/microchip.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# -title: Microchip PolarFire SoC-based boards +title: Microchip SoC-based boards maintainers: - Conor Dooley - Daire McNamara description: - Microchip PolarFire SoC-based boards + Microchip SoC-based boards properties: $nodename: @@ -32,6 +32,9 @@ properties: - microchip,mpfs-sev-kit - sundance,polarberry - const: microchip,mpfs + - items: + - const: microchip,pic64gx-curiosity-kit + - const: microchip,pic64gx additionalProperties: true From patchwork Thu Jul 25 12:16:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: pierre-henry.moussay@microchip.com X-Patchwork-Id: 13741941 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C1008C3DA5D for ; Thu, 25 Jul 2024 13:31:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=VIgClwuoimnLuOUuLtuS2XVHbKDgVOI4XEjbKZoo6Is=; b=4miEMbXCwGCKeM /yuL4B3E20JDAAOQmRrYap300Di1h5z4sYI+Rv1Fi8v9GhF75slCfBxGFl1dzvQFq72sqxVXUYYbr 7TbsMHn7yG2HRs15c5vY/W9OrNF0w7hfPGGUbnvVXN9/n/Lpci8cxTA3GTZ5eM5R0srP1NLS2TEpH fqkJoDS1vzsSZzp9pZky9rLd1hYHgdbsqV3DFW2BPVv/2+ZfU4AOCt81HiImO3u1kYmeoN80IWIYc DaaiWrxnqh1YveUYjEUUqOg0YsMe+RkzwX5ljzf/8YRizGBILOaVRHUDg4u/i377aCV59/O/XN552 2MhPHPwBe6aASzr15M0Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWyYj-000000015vE-47Y8; Thu, 25 Jul 2024 13:31:06 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxPY-00000000sVR-2YbS for linux-riscv@bombadil.infradead.org; Thu, 25 Jul 2024 12:17:32 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=KmMiFomTQf6s528L9hNtvw0vLiIsr/JECrxYEWJ5sPw=; b=JyusZnxEeKkX6mvZs3+hLeE+6k YQrJGe7AQDIwaYXUc7tF0yAdPm/1liYLpwqhEAKQf94Rc8ZNAdBdZf+ELdEAVpZyLXICZfYmfgnsL KQN+oU2guC0mI9cyFVg9b/swugmRIofozkS5RBWfduo1ZxDXz05yvyS7BSd50HfM9hOY2kS1ob3as pqOd0MOdA2qLQyYo4q/hs+eIa2PEL5bfjNIzrNdowZOFzWMVSw8Pnj7F59OE8RqrRlt971tHj34Bt Premtl8dZlVV/s3DmaXUmK04Mwi5R+DSgOuS/LgsrY8Ork+fAux749GdhwlJdx813BYmee8+vLfOi lnudfN+A==; Received: from esa.microchip.iphmx.com ([68.232.154.123]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sWxPU-0000000404b-2ZTF for linux-riscv@lists.infradead.org; Thu, 25 Jul 2024 12:17:31 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1721909848; x=1753445848; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=wRssKQ+1OIJGuYLy0ESuCIbNp0p0oU1mZzW67Jh/n1g=; b=piyfqyM6slbzX9CwYFzP8dRxCe/ytSoWdoSHMGG9J5w46+kraNmUy5Z/ uBbGDvUQnHUnLnJKDfMAI3THSAQmK0Vu2uPFiseIgHHOUTRuZZmz0wGS5 b17Rm8Caf8ZZrkKv0w53XCOzHUl64yGqyzTJwz3VHGCnEmJ44nDQ1QART BGY+EyYdlXw2TQpjz54YumbHLc1Vr1CCEwoCkmsY4+6NjcHYtSwcALfzG ZbbEYdjhyS7D1cvKI3LZrEUdrKeDD6tbG5LKb79s2BXlkJJNwpC6T0m45 3glsRRyXvx6KWhyw2quBVZ+u3B9C9el/NnrkwPXEhqiXbJS5HcwpWpSHU A==; X-CSE-ConnectionGUID: hjVQhlwNR/6pLqFcgIL99w== X-CSE-MsgGUID: W62ijLapRjCznpwQWsAUWg== X-IronPort-AV: E=Sophos;i="6.09,235,1716274800"; d="scan'208";a="197092716" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Jul 2024 05:17:26 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 25 Jul 2024 05:17:04 -0700 Received: from ph-emdalo.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 25 Jul 2024 05:17:02 -0700 From: To: Conor Dooley , Daire McNamara , Rob Herring , "Krzysztof Kozlowski" , Paul Walmsley , Palmer Dabbelt , Albert Ou , Samuel Holland CC: Pierre-Henry Moussay , , , Subject: [PATCH 17/17] riscv: dts: microchip: add PIC64GX Curiosity Kit dts Date: Thu, 25 Jul 2024 13:16:09 +0100 Message-ID: <20240725121609.13101-18-pierre-henry.moussay@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> References: <20240725121609.13101-1-pierre-henry.moussay@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240725_131729_543886_3CA90541 X-CRM114-Status: GOOD ( 13.51 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Pierre-Henry Moussay The Curiosity-GX10000 (PIC64GX SoC Curiosity Kit) is a compact SoC prototyping board featuring a Microchip PIC64GX SoC PIC64GC-1000. Features include: - 1 GB DDR4 SDRAM - Gigabit Ethernet - microSD-card slot Signed-off-by: Pierre-Henry Moussay --- arch/riscv/boot/dts/microchip/Makefile | 1 + .../dts/microchip/pic64gx-curiosity-kit.dts | 114 ++++ arch/riscv/boot/dts/microchip/pic64gx.dtsi | 616 ++++++++++++++++++ 3 files changed, 731 insertions(+) create mode 100644 arch/riscv/boot/dts/microchip/pic64gx-curiosity-kit.dts create mode 100644 arch/riscv/boot/dts/microchip/pic64gx.dtsi diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/dts/microchip/Makefile index e177815bf1a2..78ba2952a164 100644 --- a/arch/riscv/boot/dts/microchip/Makefile +++ b/arch/riscv/boot/dts/microchip/Makefile @@ -4,3 +4,4 @@ dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-m100pfsevp.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-polarberry.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-sev-kit.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-tysom-m.dtb +dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += pic64gx-curiosity-kit.dtb diff --git a/arch/riscv/boot/dts/microchip/pic64gx-curiosity-kit.dts b/arch/riscv/boot/dts/microchip/pic64gx-curiosity-kit.dts new file mode 100644 index 000000000000..2eda33689893 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/pic64gx-curiosity-kit.dts @@ -0,0 +1,114 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2020-2021 Microchip Technology Inc */ + +/dts-v1/; + +#include "pic64gx.dtsi" + +/* Clock frequency (in Hz) of the rtcclk */ +#define RTCCLK_FREQ 1000000 + +/ { + #address-cells = <2>; + #size-cells = <2>; + model = "Microchip Pic64GX Curiosity Kit"; + compatible = "microchip,pic64gx-curiosity-kit", "microchip,pic64gx"; + + aliases { + ethernet0 = &mac0; + serial1 = &mmuart1; + }; + + chosen { + stdout-path = "serial1:115200n8"; + }; + + cpus { + timebase-frequency = ; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x40000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + hss: hss-buffer@bfc00000 { + compatible = "shared-dma-pool"; + reg = <0x0 0xbfc00000 0x0 0x400000>; + no-map; + }; + }; +}; + + +&mac0 { + status = "okay"; + phy-mode = "sgmii"; + phy-handle = <&phy0>; + + phy0: ethernet-phy@b { + reg = <0xb>; + }; +}; + +&mbox { + status = "okay"; +}; + +&mmc { + bus-width = <4>; + disable-wp; + cap-sd-highspeed; + cap-mmc-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; + no-1-8-v; + status = "okay"; +}; + +&mmuart1 { + status = "okay"; +}; + +&refclk { + clock-frequency = <125000000>; +}; + +&rtc { + status = "okay"; +}; + +&syscontroller { + status = "okay"; +}; + +&gpio0 { + status ="okay"; + gpio-line-names = + "", "", "", "", "", "", "", "", + "", "", "", "", "MIPI_CAM_RESET", "MIPI_CAM_STANDBY"; +}; + +&gpio1 { + status ="okay"; + gpio-line-names = + "", "", "LED1", "LED2", "LED3", "LED4", "LED5", "LED6", + "LED7", "LED8", "", "", "", "", "", "", + "", "", "", "", "HDMI_HPD", "", "", "GPIO_1_23"; +}; + +&gpio2 { + status ="okay"; + gpio-line-names = + "", "", "", "", "", "", "SWITCH2", "USR_IO12", + "DIP1", "DIP2", "", "DIP3", "USR_IO1", "USR_IO2", "USR_IO7", "USR_IO8", + "USR_IO3", "USR_IO4", "USR_IO5", "USR_IO6", "", "", "USR_IO9", "USR_IO10", + "DIP4", "USR_IO11", "", "", "SWITCH1", "", "", ""; +}; diff --git a/arch/riscv/boot/dts/microchip/pic64gx.dtsi b/arch/riscv/boot/dts/microchip/pic64gx.dtsi new file mode 100644 index 000000000000..2cf42e741ba9 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/pic64gx.dtsi @@ -0,0 +1,616 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2024 Microchip Technology Inc */ + +/dts-v1/; +#include "dt-bindings/clock/microchip,pic64gx-clock.h" + +/ { + #address-cells = <2>; + #size-cells = <2>; + model = "Microchip PIC64GX SoC"; + compatible = "microchip,pic64gx"; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = <1000000>; + + cpu0: cpu@0 { + compatible = "sifive,e51", "sifive,rocket0", "riscv"; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <128>; + i-cache-size = <16384>; + reg = <0>; + riscv,isa = "rv64imac"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "c", "zicntr", + "zicsr", "zifencei", "zihpm"; + clocks = <&clkcfg CLK_CPU>; + status = "disabled"; + + cpu0_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu1: cpu@1 { + compatible = "sifive,u54-mc", "sifive,rocket0", + "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <1>; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm"; + clocks = <&clkcfg CLK_CPU>; + tlb-split; + next-level-cache = <&cctrllr>; + status = "okay"; + + cpu1_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu2: cpu@2 { + compatible = "sifive,u54-mc", "sifive,rocket0", + "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <2>; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm"; + clocks = <&clkcfg CLK_CPU>; + tlb-split; + next-level-cache = <&cctrllr>; + status = "okay"; + + cpu2_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu3: cpu@3 { + compatible = "sifive,u54-mc", "sifive,rocket0", + "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <3>; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm"; + clocks = <&clkcfg CLK_CPU>; + tlb-split; + next-level-cache = <&cctrllr>; + status = "okay"; + + cpu3_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu4: cpu@4 { + compatible = "sifive,u54-mc", "sifive,rocket0", + "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <4>; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm"; + clocks = <&clkcfg CLK_CPU>; + tlb-split; + next-level-cache = <&cctrllr>; + status = "okay"; + cpu4_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&cpu0>; + }; + + core1 { + cpu = <&cpu1>; + }; + + core2 { + cpu = <&cpu2>; + }; + + core3 { + cpu = <&cpu3>; + }; + + core4 { + cpu = <&cpu4>; + }; + }; + }; + }; + + refclk: mssrefclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + }; + + syscontroller: syscontroller { + compatible = "microchip,pic64gx-sys-controller", + "microchip,mpfs-sys-controller"; + mboxes = <&mbox 0>; + }; + + scbclk: mssclkclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <80000000>; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + compatible = "simple-bus"; + ranges; + + cctrllr: cache-controller@2010000 { + compatible = "microchip,pic64gx-ccache", + "microchip,mpfs-ccache", + "sifive,fu540-c000-ccache", "cache"; + reg = <0x0 0x2010000 0x0 0x1000>; + cache-block-size = <64>; + cache-level = <2>; + cache-sets = <1024>; + cache-size = <2097152>; + cache-unified; + interrupt-parent = <&plic>; + interrupts = <1>, <3>, <4>, <2>; + }; + + clint: clint@2000000 { + compatible = "sifive,fu540-c000-clint", + "sifive,clint0"; + reg = <0x0 0x2000000 0x0 0xC000>; + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>, + <&cpu1_intc 3>, <&cpu1_intc 7>, + <&cpu2_intc 3>, <&cpu2_intc 7>, + <&cpu3_intc 3>, <&cpu3_intc 7>, + <&cpu4_intc 3>, <&cpu4_intc 7>; + }; + + plic: interrupt-controller@c000000 { + compatible = "sifive,fu540-c000-plic", + "sifive,plic-1.0.0"; + reg = <0x0 0xc000000 0x0 0x4000000>; + #address-cells = <0>; + #interrupt-cells = <1>; + interrupt-controller; + interrupts-extended = <&cpu0_intc 11>, + <&cpu1_intc 11>, <&cpu1_intc 9>, + <&cpu2_intc 11>, <&cpu2_intc 9>, + <&cpu3_intc 11>, <&cpu3_intc 9>, + <&cpu4_intc 11>, <&cpu4_intc 9>; + riscv,ndev = <186>; + }; + + pdma: dma-controller@3000000 { + compatible = "microchip,pic64gx-pdma", + "microchip,mpfs-pdma", + "sifive,pdma0"; + reg = <0x0 0x3000000 0x0 0x8000>; + interrupt-parent = <&plic>; + interrupts = <5 6>, <7 8>, <9 10>, <11 12>; + dma-channels = <4>; + #dma-cells = <1>; + }; + + clkcfg: clkcfg@20002000 { + compatible = "microchip,pic64gx-clkcfg", + "microchip,mpfs-clkcfg"; + reg = <0x0 0x20002000 0x0 0x1000>, + <0x0 0x3E001000 0x0 0x1000>; + clocks = <&refclk>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + + ccc_se: clock-controller@38010000 { + compatible = "microchip,pic64gx-ccc", + "microchip,mpfs-ccc"; + reg = <0x0 0x38010000 0x0 0x1000>, + <0x0 0x38020000 0x0 0x1000>, + <0x0 0x39010000 0x0 0x1000>, + <0x0 0x39020000 0x0 0x1000>; + #clock-cells = <1>; + status = "disabled"; + }; + + ccc_ne: clock-controller@38040000 { + compatible = "microchip,pic64gx-ccc", + "microchip,mpfs-ccc"; + reg = <0x0 0x38040000 0x0 0x1000>, + <0x0 0x38080000 0x0 0x1000>, + <0x0 0x39040000 0x0 0x1000>, + <0x0 0x39080000 0x0 0x1000>; + #clock-cells = <1>; + status = "disabled"; + }; + + ccc_nw: clock-controller@38100000 { + compatible = "microchip,pic64gx-ccc", + "microchip,mpfs-ccc"; + reg = <0x0 0x38100000 0x0 0x1000>, + <0x0 0x38200000 0x0 0x1000>, + <0x0 0x39100000 0x0 0x1000>, + <0x0 0x39200000 0x0 0x1000>; + #clock-cells = <1>; + status = "disabled"; + }; + + ccc_sw: clock-controller@38400000 { + compatible = "microchip,pic64gx-ccc", + "microchip,mpfs-ccc"; + reg = <0x0 0x38400000 0x0 0x1000>, + <0x0 0x38800000 0x0 0x1000>, + <0x0 0x39400000 0x0 0x1000>, + <0x0 0x39800000 0x0 0x1000>; + #clock-cells = <1>; + status = "disabled"; + }; + + mmuart0: serial@20000000 { + compatible = "ns16550a"; + reg = <0x0 0x20000000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <90>; + current-speed = <115200>; + clocks = <&clkcfg CLK_MMUART0>; + status = "disabled"; /* Reserved for the HSS */ + }; + + mmuart1: serial@20100000 { + compatible = "ns16550a"; + reg = <0x0 0x20100000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <91>; + current-speed = <115200>; + clocks = <&clkcfg CLK_MMUART1>; + status = "disabled"; + }; + + mmuart2: serial@20102000 { + compatible = "ns16550a"; + reg = <0x0 0x20102000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <92>; + current-speed = <115200>; + clocks = <&clkcfg CLK_MMUART2>; + status = "disabled"; + }; + + mmuart3: serial@20104000 { + compatible = "ns16550a"; + reg = <0x0 0x20104000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <93>; + current-speed = <115200>; + clocks = <&clkcfg CLK_MMUART3>; + status = "disabled"; + }; + + mmuart4: serial@20106000 { + compatible = "ns16550a"; + reg = <0x0 0x20106000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <94>; + clocks = <&clkcfg CLK_MMUART4>; + current-speed = <115200>; + status = "disabled"; + }; + + /* Common node entry for emmc/sd */ + mmc: mmc@20008000 { + compatible = "microchip,pic64gx-sd4hc", "cdns,sd4hc"; + reg = <0x0 0x20008000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <88>; + clocks = <&clkcfg CLK_MMC>; + max-frequency = <200000000>; + status = "disabled"; + }; + + spi0: spi@20108000 { + compatible = "microchip,pic64gx-spi", + "microchip,mpfs-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x20108000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <54>; + clocks = <&clkcfg CLK_SPI0>; + status = "disabled"; + }; + + spi1: spi@20109000 { + compatible = "microchip,pic64gx-spi", + "microchip,mpfs-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x20109000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <55>; + clocks = <&clkcfg CLK_SPI1>; + status = "disabled"; + }; + + qspi: spi@21000000 { + compatible = "microchip,pic64gx-qspi", + "microchip,coreqspi-rtl-v2"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x21000000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <85>; + clocks = <&clkcfg CLK_QSPI>; + status = "disabled"; + }; + + i2c0: i2c@2010a000 { + compatible = "microchip,pic64gx-i2c", + "microchip,mpfs-i2c", + "microchip,corei2c-rtl-v7"; + reg = <0x0 0x2010a000 0x0 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupt-parent = <&plic>; + interrupts = <58>; + clocks = <&clkcfg CLK_I2C0>; + clock-frequency = <100000>; + status = "disabled"; + }; + + i2c1: i2c@2010b000 { + compatible = "microchip,pic64gx-i2c", + "microchip,mpfs-i2c", + "microchip,corei2c-rtl-v7"; + reg = <0x0 0x2010b000 0x0 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupt-parent = <&plic>; + interrupts = <61>; + clocks = <&clkcfg CLK_I2C1>; + clock-frequency = <100000>; + status = "disabled"; + }; + + can0: can@2010c000 { + compatible = "microchip,pic64gx-can", + "microchip,mpfs-can"; + reg = <0x0 0x2010c000 0x0 0x1000>; + clocks = <&clkcfg CLK_CAN0>, <&clkcfg CLK_MSSPLL3>; + interrupt-parent = <&plic>; + interrupts = <56>; + status = "disabled"; + }; + + can1: can@2010d000 { + compatible = "microchip,pic64gx-can", + "microchip,mpfs-can"; + reg = <0x0 0x2010d000 0x0 0x1000>; + clocks = <&clkcfg CLK_CAN1>, <&clkcfg CLK_MSSPLL3>; + interrupt-parent = <&plic>; + interrupts = <57>; + status = "disabled"; + }; + + mac0: ethernet@20110000 { + compatible = "microchip,pic64gx-macb", + "microchip,mpfs-macb", + "cdns,macb"; + reg = <0x0 0x20110000 0x0 0x2000>; + #address-cells = <1>; + #size-cells = <0>; + interrupt-parent = <&plic>; + interrupts = <64>, <65>, <66>, <67>, <68>, <69>; + local-mac-address = [00 00 00 00 00 00]; + clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>; + clock-names = "pclk", "hclk"; + resets = <&clkcfg CLK_MAC0>; + status = "disabled"; + }; + + mac1: ethernet@20112000 { + compatible = "microchip,pic64gx-macb", + "microchip,mpfs-macb", + "cdns,macb"; + reg = <0x0 0x20112000 0x0 0x2000>; + #address-cells = <1>; + #size-cells = <0>; + interrupt-parent = <&plic>; + interrupts = <70>, <71>, <72>, <73>, <74>, <75>; + local-mac-address = [00 00 00 00 00 00]; + clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>; + clock-names = "pclk", "hclk"; + resets = <&clkcfg CLK_MAC1>; + status = "disabled"; + }; + + gpio0: gpio@20120000 { + compatible = "microchip,pic64gx-gpio", + "microchip,mpfs-gpio"; + reg = <0x0 0x20120000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupt-controller; + #interrupt-cells = <1>; + interrupts = <51>, <51>, <51>, <51>, + <51>, <51>, <51>, <51>, + <51>, <51>, <51>, <51>, + <51>, <51>; + clocks = <&clkcfg CLK_GPIO0>; + gpio-controller; + #gpio-cells = <2>; + ngpios = <14>; + status = "disabled"; + }; + + gpio1: gpio@20121000 { + compatible = "microchip,pic64gx-gpio", + "microchip,mpfs-gpio"; + reg = <0x0 0x20121000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupt-controller; + #interrupt-cells = <1>; + interrupts = <52>, <52>, <52>, <52>, + <52>, <52>, <52>, <52>, + <52>, <52>, <52>, <52>, + <52>, <52>, <52>, <52>, + <52>, <52>, <52>, <52>, + <52>, <52>, <52>, <52>; + clocks = <&clkcfg CLK_GPIO1>; + gpio-controller; + #gpio-cells = <2>; + ngpios = <24>; + status = "disabled"; + }; + + gpio2: gpio@20122000 { + compatible = "microchip,pic64gx-gpio", + "microchip,mpfs-gpio"; + reg = <0x0 0x20122000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupt-controller; + #interrupt-cells = <1>; + interrupts = <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>; + clocks = <&clkcfg CLK_GPIO2>; + gpio-controller; + #gpio-cells = <2>; + ngpios = <32>; + status = "disabled"; + }; + + rtc: rtc@20124000 { + compatible = "microchip,pic64gx-rtc", + "microchip,mpfs-rtc"; + reg = <0x0 0x20124000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <80>, <81>; + clocks = <&clkcfg CLK_RTC>, <&clkcfg CLK_RTCREF>; + clock-names = "rtc", "rtcref"; + status = "disabled"; + }; + + usb: usb@20201000 { + compatible = "microchip,pic64gx-musb", + "microchip,mpfs-musb"; + reg = <0x0 0x20201000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <86>, <87>; + clocks = <&clkcfg CLK_USB>; + interrupt-names = "dma", "mc"; + status = "disabled"; + }; + + mbox: mailbox@37020000 { + compatible = "microchip,pic64gx-mailbox", + "microchip,mpfs-mailbox"; + reg = <0x0 0x37020000 0x0 0x58>, + <0x0 0x2000318C 0x0 0x40>, + <0x0 0x37020800 0x0 0x100>; + interrupt-parent = <&plic>; + interrupts = <96>; + #mbox-cells = <1>; + status = "disabled"; + }; + + syscontroller_qspi: spi@37020100 { + compatible = "microchip,pic64gx-qspi", + "microchip,coreqspi-rtl-v2"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x37020100 0x0 0x100>; + interrupt-parent = <&plic>; + interrupts = <110>; + clocks = <&scbclk>; + status = "disabled"; + }; + }; +};