From patchwork Fri Aug 23 21:54:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bryan Brattlof X-Patchwork-Id: 13776052 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 786E8C5321D for ; Fri, 23 Aug 2024 21:55:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References :Message-ID:Content-Transfer-Encoding:Content-Type:MIME-Version:Subject:Date: From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=KCNTHRyGuaW+z27I5tCtxDoryE6MTJUPYVy+0mfnwJQ=; b=gAgVbXlwAc/TGQEZJqWbXqp+ly CWufmB+ZtsJLfUZjPWIF+Rx6OZn8toIr7xeY039u7W7tOPII+LTZnMiJyPrFWiOBZuJrIPgkfp8ah 5ffsFBgtlkgDlBFp5xPxg3U9R0yig8LaxfQUoyUZ9QaSqQjnaRLAEeojDmWOejoJ15kOVweXkMNsO wAX27lLKUzLgw86fFm13BT+iG3mhsg7JgoxKoxEJdtO8DFtGag3T+02WiAE1LFj5KuW2ppbcYKKtE MKbDimZjwrld3qzmv5J57BcbKBlUnCXxgFnqedIWVOYGGfvz3W4at1cvoFiTg5wYF23AmpYHh5/xE P54THWGQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcFp-00000000lsl-3mNG; Fri, 23 Aug 2024 21:55:33 +0000 Received: from lelv0142.ext.ti.com ([198.47.23.249]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcEz-00000000lc8-38Lj for linux-arm-kernel@lists.infradead.org; Fri, 23 Aug 2024 21:54:43 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsaS1098768; Fri, 23 Aug 2024 16:54:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724450076; bh=KCNTHRyGuaW+z27I5tCtxDoryE6MTJUPYVy+0mfnwJQ=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=KXE92nwM1YlSD71VsQJ/q4oS5k/8TVEXQ1lQI43RsTG59hkTSNDmmJxGsCqkAemxh j3aOeDRrRCi3nm/s8iCehXGI545jTy+1UKA6UgNfkOB+ZPLjETFE65PliU4ZSXFKr4 s+t369HwKKh9y4CJ6qa4mNGnRsdFOqauta10w5uc= Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47NLsaZ7058879 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 23 Aug 2024 16:54:36 -0500 Received: from DFLE104.ent.ti.com (10.64.6.25) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 23 Aug 2024 16:54:36 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 23 Aug 2024 16:54:35 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsZui123809; Fri, 23 Aug 2024 16:54:35 -0500 From: Bryan Brattlof Date: Fri, 23 Aug 2024 16:54:28 -0500 Subject: [PATCH v2 1/4] arm64: dts: ti: k3-am62a: add opp frequencies MIME-Version: 1.0 Message-ID: <20240823-opp-v2-1-e2f67b37c299@ti.com> References: <20240823-opp-v2-0-e2f67b37c299@ti.com> In-Reply-To: <20240823-opp-v2-0-e2f67b37c299@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3672; i=bb@ti.com; h=from:subject:message-id; bh=vYE/qZmsfbciJiFL/bHFJHz81V4KmNB2YcG8/5eU6eU=; b=owNCWmg5MUFZJlNZdrN0gAAAY3///797pu95OfSz/d7nm8/6eMs//NaKn/fnz79vn/7973+wA RswHaTQBoAGQaADIZBoNAABoNNNA0xAAAGgANAGgNBoNAxNNNB5TaaPUJtQ4I00ZNABkNA00AaM TQGmgaaNHqaD1DQGhk0xDQB6EaeoaNDIMQDRggAA0A0GSGjJpoaaDCNDQAaDJiZGQGgAZAGmE00 ZGJgAEAA0GgADBANAyAABg48MnsM9gFw0YQTFARpAfUwuyBvMQx2tDuJsXGAMOQEqs+9BLXc50d IJ2RspM0KEQegTMLFU5+NajhAWeTI+KpgwAbdIWRAaskbBRv+jm2Ern0a5c8yOwPURAY6Uf0MEr Nt3VOM07S0Lx+AYcPznGSAKtbFAmEwvgQVs6Zy/d0keD1+YcfEOHuQJqHclAyUVj491/ZAKEBjr BgSN75iQGNnh02Z0Gla9M+TSkNIRVppNak2GixipVDL+WYZU9SWihfZGqUHA2aEmZB27k4F06ax OY+se1RFT4Y2EfvAegbUZuIuo2hl48vNKUPVS1snebNB+HMAggQE9Qmi7OdW1QwhUVmEunZ/SYB MhTu19kS7EqpJCWD/tBTMuIjdS4wOZ9iy/vrXrdw2lEeiDwltBoD5a4Y45YIeGENxsG4cASjifs 9/i7kinChIO1m6QAA== X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240823_145442_035822_F57A74E7 X-CRM114-Status: GOOD ( 12.02 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org One power management technique available to the Cortex-A53s is their ability to dynamically scale their frequency across the device's Operating Performance Points (OPP) The OPPs available for the Cortex-A53s on the AM62Ax can vary based on the silicon variant used. The SoC variant is encoded into the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register which is used to limit to only OPP entries the variant supports. A table of all these variants can be found in it's data sheet[0] for the AM62Ax family. Add the OPP table into the SoC's ftdi file along with the syscon node to describe the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register to detect the SoC variant. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Bryan Brattlof --- arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi | 5 +++ arch/arm64/boot/dts/ti/k3-am62a7.dtsi | 51 +++++++++++++++++++++++++++++ 2 files changed, 56 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi index f5ac101a04dfa..0b1dd5390cd3f 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi @@ -17,6 +17,11 @@ chipid: chipid@14 { reg = <0x14 0x4>; }; + opp_efuse_table: syscon@18 { + compatible = "ti,am62-opp-efuse-table", "syscon"; + reg = <0x18 0x4>; + }; + cpsw_mac_syscon: ethernet-mac-syscon@200 { compatible = "ti,am62p-cpsw-mac-efuse", "syscon"; reg = <0x200 0x8>; diff --git a/arch/arm64/boot/dts/ti/k3-am62a7.dtsi b/arch/arm64/boot/dts/ti/k3-am62a7.dtsi index f86a23404e6dd..6c99221beb6bd 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a7.dtsi @@ -48,6 +48,8 @@ cpu0: cpu@0 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&L2_0>; + operating-points-v2 = <&a53_opp_table>; + clocks = <&k3_clks 135 0>; }; cpu1: cpu@1 { @@ -62,6 +64,8 @@ cpu1: cpu@1 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&L2_0>; + operating-points-v2 = <&a53_opp_table>; + clocks = <&k3_clks 136 0>; }; cpu2: cpu@2 { @@ -76,6 +80,8 @@ cpu2: cpu@2 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&L2_0>; + operating-points-v2 = <&a53_opp_table>; + clocks = <&k3_clks 137 0>; }; cpu3: cpu@3 { @@ -90,6 +96,51 @@ cpu3: cpu@3 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&L2_0>; + operating-points-v2 = <&a53_opp_table>; + clocks = <&k3_clks 138 0>; + }; + }; + + a53_opp_table: opp-table { + compatible = "operating-points-v2-ti-cpu"; + opp-shared; + syscon = <&opp_efuse_table>; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-400000000 { + opp-hz = /bits/ 64 <400000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-800000000 { + opp-hz = /bits/ 64 <800000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-1000000000 { + opp-hz = /bits/ 64 <1000000000>; + opp-supported-hw = <0x01 0x0006>; + clock-latency-ns = <6000000>; + }; + + opp-1250000000 { + opp-hz = /bits/ 64 <1250000000>; + opp-supported-hw = <0x01 0x0004>; + clock-latency-ns = <6000000>; + opp-suspend; }; }; From patchwork Fri Aug 23 21:54:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bryan Brattlof X-Patchwork-Id: 13776054 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 538F0C5321E for ; Fri, 23 Aug 2024 21:57:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References :Message-ID:Content-Transfer-Encoding:Content-Type:MIME-Version:Subject:Date: From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=arpxxihKVUcAGfTOh8obCEy4dkkRpYlvJltGKpb0chw=; b=OWkFuPYwe6PTLmdMiw96/HNwuR oM3PnJSPndkeYxvilm8E8wYCuXPDXvq1Y28FYW1aG1dxjUQw/14nfM48xi1a/ed5FE2GpK9ENoBJ6 KXXyk4ym3163+PoFQO9d7SbRMmGlp4f1o+MWOBK9khq8ZX+1B/sdC7+bt2fVgplwWam67FW0E1wzY cmR7WA19HIPOly6wOLwI9EtljtSOQmrBotMsD+GKgmiJaWIYxE/yWEH1KHCw+5tmB7LhUBeuQORYy Aw0+iUcSm89UCxyYcgvAeiSJIq4M1nq0W6x2HYZMbNcScRRePsi29Xlio5RBcYjsZeXX4Iut8rnig cVamyInA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcHJ-00000000mDF-0IT0; Fri, 23 Aug 2024 21:57:05 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcF5-00000000le6-1XoW for linux-arm-kernel@lists.infradead.org; Fri, 23 Aug 2024 21:54:49 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsa9B036079; Fri, 23 Aug 2024 16:54:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724450076; bh=arpxxihKVUcAGfTOh8obCEy4dkkRpYlvJltGKpb0chw=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=SrT0Ae7tc4k3EhLrG/LXGMj7/GyYbD0w4KEIJcBxqBl7GWM7OO3reFtfOAnG0wolb G5B/R1+cQFcUg/bZ5y6gw9KYCzf++oq5bS+xJlGy2Uv2JDos+Z2lIG7kI76Ew5KXvC HRmk/M/bge+esRrt+C4GUQ2lcAJX1AOz0Z3yVXiQ= Received: from DFLE111.ent.ti.com (dfle111.ent.ti.com [10.64.6.32]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47NLsagt058876 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 23 Aug 2024 16:54:36 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 23 Aug 2024 16:54:36 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 23 Aug 2024 16:54:36 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsa7U112986; Fri, 23 Aug 2024 16:54:36 -0500 From: Bryan Brattlof Date: Fri, 23 Aug 2024 16:54:29 -0500 Subject: [PATCH v2 2/4] arm64: dts: ti: k3-am62a7-sk: add 1.4ghz opp entry MIME-Version: 1.0 Message-ID: <20240823-opp-v2-2-e2f67b37c299@ti.com> References: <20240823-opp-v2-0-e2f67b37c299@ti.com> In-Reply-To: <20240823-opp-v2-0-e2f67b37c299@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1079; i=bb@ti.com; h=from:subject:message-id; bh=Pl9OXYAK1LBcKVqUghKt18XrUqJPjyCzc7kXzcTPd1Q=; b=owNCWmg5MUFZJlNZc7dMTgAAb3/////5/6X7HTf2tbyw1f//+y/n3n9fGEJv9/4N9953rW6wA RsZo4JoDI0GmmTQAGho0aaGCAMmgBoA0ADQ00aAZBiGgxMJkDQPSbSMRkaaeUQaND1PUaBoaaNG hoNGmgAaPUANNANANMmg0aAPSBkaaaA0B6m1GgBo0/VD9U09QaANDtQ9TTJ6TRkYjE0GmgNNGgw jCANDQBoZAMhoaMTQMmQDQDRo0yaNNAaAD1GJoBBJXoyvEq4iOCXj5+lZGIrlEYZSYOhjSI4Rfy 1ZQPAG2rx59vUcCKclXs6OlEqnzC62yIkGNlErEJctsmjr4BP8QaY5SsR2rFzbqgXO3xVtxQi+Q fxtPpSswGIzG71ypeJKnStLNI9uRkI4jEZQxoVLhfYUjezFsbvlXqOybHJa8M7TEJ1Odr4ZZ9XZ FXUMMdotEZ59OXMOSJqGhGiuWMNm7gnmBrDzCOpDq2sflh8YBkrihgWIDljAAc8GdKNPZQ3bO29 pgGv3YP61PpzeSByfUshdQAXFvXhkQP4RKonAwIS/hd5GEjYIww36xcrOk94g6Vi06f4fPgXbxJ pcVAT+RB0hRWD0XBEpcdhkJhm+BWmLjFgdHNTRh0MKNsJCEBanIKBFjU5EHvRh4jpOUfwAlZs3s AecK6/e6D0RIQU1GXgf+LuSKcKEg526YnA= X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240823_145447_539471_E5AD265E X-CRM114-Status: GOOD ( 10.56 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The AM62Ax reference board is capable of supplying 0v85 to the VDD_CORE which allows the Cortex-A53s to operate at 1.4GHz according to chapter 7.5 of the SoC's data sheet[0]. Append the 1.4Ghz entry to the OPP table to enable this OPP [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Bryan Brattlof --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts index 67faf46d7a35a..a6f0d87a50d8a 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -68,6 +68,15 @@ wkup_r5fss0_core0_memory_region: r5f-dma-memory@9c900000 { }; }; + opp-table { + /* Requires VDD_CORE at 0v85 */ + opp-1400000000 { + opp-hz = /bits/ 64 <1400000000>; + opp-supported-hw = <0x01 0x0004>; + clock-latency-ns = <6000000>; + }; + }; + vmain_pd: regulator-0 { /* TPS25750 PD CONTROLLER OUTPUT */ compatible = "regulator-fixed"; From patchwork Fri Aug 23 21:54:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bryan Brattlof X-Patchwork-Id: 13776055 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A9B60C5321E for ; Fri, 23 Aug 2024 21:58:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References :Message-ID:Content-Transfer-Encoding:Content-Type:MIME-Version:Subject:Date: From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=cEWNIRUzHtIaxI9fuJhOFnL1nhF5wnfExxcbBlbemPU=; b=3QV4wI4H6LiiTP5Jjdx3JKV4Uw oXPDASCGUYfCNS7qlJF+bOfYxsL5SpbvOMkvxXlWsOvBWFYRLgcO+XMTxZXcWgPedYg+kGipNZKam 9IMq9jkFIQK+LRpJW9i3GYcFKHWrYhOWXniCSNlIatzXiFAMsP8+WFX8+ZAe7cyc9SDKH7fkK92SJ gfCUhXKT+vKnf/OzTOaqneu93+G8p5SVMw2UT/5asC/HPjHOtMYwEBHGOK3tZyBwh9iA/AcNtiWSF 7B6R5z0jOypxkm6onUyK88+RCOzN+qBwyND5CAxvH2GoALTLi98/bnG9G3QLrpjt5xfwKbHn1br2D cPO7RCug==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcI5-00000000mOo-0pIE; Fri, 23 Aug 2024 21:57:53 +0000 Received: from fllv0015.ext.ti.com ([198.47.19.141]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcF5-00000000leL-2m0H for linux-arm-kernel@lists.infradead.org; Fri, 23 Aug 2024 21:54:49 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsakj001381; Fri, 23 Aug 2024 16:54:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724450076; bh=cEWNIRUzHtIaxI9fuJhOFnL1nhF5wnfExxcbBlbemPU=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=OMZ1a/6L7BuS6uID2d8z8T/EfnKU/i1fBik1w3nSDadfhVCdlf8mxc+HaE84MNLII 2cYyOzx12EJOWy9TMcpZLVe/px3/LqXiblEaH46RfCRRQCab+mJ5GeehA0Xfj/C+Rt slqCO2kfYBVNPimyQLbq1efUGL72YnCBcyOJYF8k= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47NLsaPD058883 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 23 Aug 2024 16:54:36 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 23 Aug 2024 16:54:35 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 23 Aug 2024 16:54:35 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsast123812; Fri, 23 Aug 2024 16:54:36 -0500 From: Bryan Brattlof Date: Fri, 23 Aug 2024 16:54:30 -0500 Subject: [PATCH v2 3/4] arm64: dts: ti: k3-am62p: add opp frequencies MIME-Version: 1.0 Message-ID: <20240823-opp-v2-3-e2f67b37c299@ti.com> References: <20240823-opp-v2-0-e2f67b37c299@ti.com> In-Reply-To: <20240823-opp-v2-0-e2f67b37c299@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3687; i=bb@ti.com; h=from:subject:message-id; bh=G3IAVHLyG7E87LHtcgIvTkH6X5CEXq/IcP/RA6DZXUk=; b=owNCWmg5MUFZJlNZBqpeLQAAa3///rZtf79v7M3/4/WXv35bt7Wz/HTtal7Peqn+1ff+5v+wA RsYHaj1GgNAA0AAAAAAaAHpDQDQ0Ggeo0HqAaMgB6jQyADQ00HqZPTRMmNHqRA0AA9QBpoANDQ0 GgBoHqADQAaaaNHqeoaD1AAN6UA9R+lGmgAPUPU9Ro0ND1ABkh6gM1BoaaYTQyaGmmRkMJkAMmm QGJkBk0wjI0YRggAAMQGIAAAAAEETGobmKwQQuzvCkSrkhFvQIU98twqwVJAcQbLaUSiYJFOkNu ICpGl5OZAQASWi/6fRRsJoTKAjVKIxPcYDUdzxiphW8yMI4S5tKzMh3UtQmq1IhVyy4Dkaockpi z8JRB2rD1dqHibgCGyz8Shk40KAAUruruyTJ2oXLyOGewfj3IxuyLRHsBwalGae+WNNBY+d/BEN D6lxHGxbesBH2KUs/arF88gY1J7KVzIAp1n0CdYn1YIsMCH2gVioUk8BN27SJax+djlV+P3Gjwo kodehhkEUW2YGwqwpQ6rC89cR8G8UeZOPyZOZQqSeE9o2zT3cK5AMVSKYKe61o8RL+Gtuzi8pmE oP3i4JmkMsXxLyAVMpVlddTcIcxkIGFnjRacZIQW159cMCWea0pO5rNm4VUQdt14D/nakA33H+L uSKcKEgDVS8Wg== X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240823_145447_839883_04AA9769 X-CRM114-Status: GOOD ( 11.84 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org ONe power management technique available to the Cortex-A53s is their ability to dynamically scale their frequency across the device's Operating Performance Points (OPP) The OPPs available for the Cortex-A53s on the AM62Px can vary based on the silicon variant used. The SoC variant is encoded into the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register which is used to limit the OPP entries the SoC supports. A table of all these variants can be found in its data sheet[0] for the AM62Px processor family. Add the OPP table into the SoC's ftdi file along with the syscon node to describe the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register to detect the SoC variant. Signed-off-by: Bryan Brattlof --- .../boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi | 5 +++ arch/arm64/boot/dts/ti/k3-am62p5.dtsi | 47 ++++++++++++++++++++++ 2 files changed, 52 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi index 315d0092e7366..6f32135f00a55 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi @@ -20,6 +20,11 @@ chipid: chipid@14 { bootph-all; }; + opp_efuse_table: syscon@18 { + compatible = "ti,am62-opp-efuse-table", "syscon"; + reg = <0x18 0x4>; + }; + cpsw_mac_syscon: ethernet-mac-syscon@200 { compatible = "ti,am62p-cpsw-mac-efuse", "syscon"; reg = <0x200 0x8>; diff --git a/arch/arm64/boot/dts/ti/k3-am62p5.dtsi b/arch/arm64/boot/dts/ti/k3-am62p5.dtsi index 41f479dca4555..140587d02e88e 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p5.dtsi @@ -47,6 +47,7 @@ cpu0: cpu@0 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&l2_0>; + operating-points-v2 = <&a53_opp_table>; clocks = <&k3_clks 135 0>; }; @@ -62,6 +63,7 @@ cpu1: cpu@1 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&l2_0>; + operating-points-v2 = <&a53_opp_table>; clocks = <&k3_clks 136 0>; }; @@ -77,6 +79,7 @@ cpu2: cpu@2 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&l2_0>; + operating-points-v2 = <&a53_opp_table>; clocks = <&k3_clks 137 0>; }; @@ -92,10 +95,54 @@ cpu3: cpu@3 { d-cache-line-size = <64>; d-cache-sets = <128>; next-level-cache = <&l2_0>; + operating-points-v2 = <&a53_opp_table>; clocks = <&k3_clks 138 0>; }; }; + a53_opp_table: opp-table { + compatible = "operating-points-v2-ti-cpu"; + opp-shared; + syscon = <&opp_efuse_table>; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-400000000 { + opp-hz = /bits/ 64 <400000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-800000000 { + opp-hz = /bits/ 64 <800000000>; + opp-supported-hw = <0x01 0x0007>; + clock-latency-ns = <6000000>; + }; + + opp-1000000000 { + opp-hz = /bits/ 64 <1000000000>; + opp-supported-hw = <0x01 0x0006>; + clock-latency-ns = <6000000>; + }; + + opp-1250000000 { + opp-hz = /bits/ 64 <1250000000>; + opp-supported-hw = <0x01 0x0004>; + clock-latency-ns = <6000000>; + opp-suspend; + }; + }; + l2_0: l2-cache0 { compatible = "cache"; cache-unified; From patchwork Fri Aug 23 21:54:31 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bryan Brattlof X-Patchwork-Id: 13776056 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AFA88C5321D for ; Fri, 23 Aug 2024 21:58:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References :Message-ID:Content-Transfer-Encoding:Content-Type:MIME-Version:Subject:Date: From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=GRJC9SyS9QLJUTZdr4vYma9xz4pt8hEyFK2dYDEhi5k=; b=OAYGupl6uSK8JSehVFe2EBA8S4 WSSgLNSCBqflkqpkqkdoPwhCOsX16s6rGZOcnP/tOJI/4EPbEQOnngsnXkTKF1tW9Cdz8yWKirCUu WUQ14gI9z6oigSNs99QD/BgQnH+fddaKhVjMpnxnUlqF7pz6P8/IP0gPkoSnVJMMlIHJMCQIJ/BN3 I2BVnbBRAzq3Z9HlrxpD8CNI+sZzAFK+q3ZL7pb1eWQFL2gtcd5rbIGvX6LYwsHkhXs3pQLL95uxf qsnCmn9oe+GMknhkibs7jKgBo2oD8SbDsN6Adkz9rzWa2S+iHUcZBPzH+6Os0x5nI1QKjjiJVK+PB AHM3PTkA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcIp-00000000ma8-3SEa; Fri, 23 Aug 2024 21:58:39 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1shcF5-00000000le3-1Xss for linux-arm-kernel@lists.infradead.org; Fri, 23 Aug 2024 21:54:50 +0000 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsarR036083; Fri, 23 Aug 2024 16:54:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724450076; bh=GRJC9SyS9QLJUTZdr4vYma9xz4pt8hEyFK2dYDEhi5k=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=GQzB6KVb2oxapzUCWfcLa1x+rXAbwlDWgRQmW/r6xR2sHTegHNgAahD5z7Q+g4Y6E CGd1bGROW6UmcSLT+vlNUjb3GP9CNOqnKIZyyU1vmKsLqoAWPpw66U1xmVapIVXSo7 46N4XCXSS3gDsG3qWYNAwkwzhdOJqw/Cst7DrpO4= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47NLsa2q000571 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 23 Aug 2024 16:54:36 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 23 Aug 2024 16:54:35 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 23 Aug 2024 16:54:36 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47NLsaSN112989; Fri, 23 Aug 2024 16:54:36 -0500 From: Bryan Brattlof Date: Fri, 23 Aug 2024 16:54:31 -0500 Subject: [PATCH v2 4/4] arm64: dts: ti: k3-am62p5-sk: add 1.4ghz opp entry MIME-Version: 1.0 Message-ID: <20240823-opp-v2-4-e2f67b37c299@ti.com> References: <20240823-opp-v2-0-e2f67b37c299@ti.com> In-Reply-To: <20240823-opp-v2-0-e2f67b37c299@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1016; i=bb@ti.com; h=from:subject:message-id; bh=bXpWBOVIv7fMozer63kJ8yepA9QERXkOsgPC03Pw0Ec=; b=owNCWmg5MUFZJlNZ3AXP6wAAYX///vbbH/X1rj/e8OXv38Hitv2+V3//De+n/L6r9jfX98WwA RswIepkAZNDRoepoADRoDQ00NAAAMjTRoAaGTQBoaNNGjRoMhppp6RoaaPQmT0mMmog0DINGmmg 0xNNDQGh6EMGkaGjIaAaBoeo0ME0wCGJo0AGjAgYhpkAAAHIaMmmRppoaYQbU0DTTRpgEAGmRoP UDI0GQGJiGmARiAAaMEAAABoaYGDTAlFI48gLEgS3ciBclt4dvjQBfEEgQASG2OBhkSRAJN9AVh Jg1qMDN7wufW6mWTjA+IKUsEPuzr2iLS4LHntxlD6IMVGwCdH5wKifAVLg2vEgtIlpNeQb44Zcb ePvNUEKcD/4HRXdcDm/N4Hlu5Amd1yVW3TYwYPnWURMrCtU7a98AFIwBHpyDDpwMJAsXMO4PMUi BCDSz4E06eIW53bGRHCIrtSjnnhycCWYs/JKpv1iTYOrCPhDJtgTMsmIPFsKPlf2M8pyyemFh5Q YXpx0AASS0JNkvjpm2qt2ds/RGWW2TIR00kTrVLwpmek2weZU4QOxUYIcE/KZDhtXNPppMEz/b9 uipUAgxThgLQyh/9IojQrkVXl+D+ZA5TPX8HhS0YPFvUjcOAhyDJIYUfDTUNUXCIQIocZcX4wN2 B/D1v+LuSKcKEhuAuf1gA== X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240823_145447_558556_22E52714 X-CRM114-Status: GOOD ( 10.31 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The AM62Px reference board is capable of supplying 0v85 to the VDD_CORE which allows the Cortex-A53s to operate at 1.4GHz according to chapter 6.6 of the SoC's data sheet[0] . Append the 1.4Ghz entry to the OPP table to enable this frequency [0] https://www.ti.com/lit/ds/symlink/am62p-q1.pdf Signed-off-by: Bryan Brattlof --- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts index ff65955551a32..ab5d7a5fc6118 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -128,6 +128,15 @@ led-0 { }; }; + opp-table { + /* Requires VDD_CORE at 0v85 */ + opp-1400000000 { + opp-hz = /bits/ 64 <1400000000>; + opp-supported-hw = <0x01 0x0004>; + clock-latency-ns = <6000000>; + }; + }; + tlv320_mclk: clk-0 { #clock-cells = <0>; compatible = "fixed-clock";