From patchwork Wed Sep 4 02:04:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789583 Received: from mail-qk1-f181.google.com (mail-qk1-f181.google.com [209.85.222.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46E9E335B5; Wed, 4 Sep 2024 02:04:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415498; cv=none; b=oohlfxvIidWzZ61ETh+9ma0y3xsbVUFW+Y2y8lHnPT+pyxyP0R9oWnLE9JWzFxXsPVsFwYqs6l2GlQq0DIdlWRCtmurcbrJt5eUyrTNvHFK8G20mc+mqP2YauRjajvU6QokbcuSzlJyr5gX/G4BXrOuGeqZbovD+Av3SQHRXRwk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415498; c=relaxed/simple; bh=NHYzKaITmdTJ6LDsa1MSFWey7gHnLUbYQtenL3wncDE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lgsV0kxaeAXAdmJ3pUtFUw6RrmvVAB5EdoXvgENfMFImZ9ahqs8FyUWxBQX28QmTOdU7Z2SEPeMtA43c+qMokq+KhbaDejMCYxAEd5ZRokKJLlbISAzyiW/kBykzrI9/D+B+RxFjdImQ+o36qHrGTkqefNZC3V62Ol99Eznm+gk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VATbB0yD; arc=none smtp.client-ip=209.85.222.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VATbB0yD" Received: by mail-qk1-f181.google.com with SMTP id af79cd13be357-7a803a4f6dfso15873485a.1; Tue, 03 Sep 2024 19:04:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415496; x=1726020296; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Nyl9Q+BjD+2w5Z9jzpRf4cTBIglEMGm1/CmOMLsQEu8=; b=VATbB0yDeK2q50B8qqR8lAhgobF+qSMXbxdyJW92WnKRgrk8w3BmO854kg9VWonVRh XHdyw29BWQ9g6qExbYReVds16FNVOoDPCY9ei2A9/6r2UCkSIW0OVYWalGa7xojb3prf tVyAE4lrcYLKsOq8eIXDMono92Je42uBa+h3lmsKv9U7tESPGCoerTCFDOoG3HLziEC1 44W5OyVZagQHBIfGe3MRy6mYOA2piFR5AnlAOwFJH/I/3xOV6mA/sG7M4XKMdpPnh+re tj2ToeNbzRVr0BZYvnfHGb/1YZNvDDO8+T4Z3Zy0FGXF3H4dut+bqVshluBCc2BuAzdZ WJfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415496; x=1726020296; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Nyl9Q+BjD+2w5Z9jzpRf4cTBIglEMGm1/CmOMLsQEu8=; b=cjBSxqzHIgDU/JUEhOdIbkNgtZqLHa9bVkdr9ey3n+UTKSaLPPP6/s8bdBpVwloVql II4oivzia1LxJz1UxJl6z96K/xSW3AM1le9cTAwdM9z8GRpixjpExuO3Jf0xUwgwLpou LpoiJb8z9sS/xslxp5kFa35myNS6TEA+MtuQNzSNV4Gyyktvq0yeUcYDjeb7ZEK5O+HT +YpN63STLVm1uGw6DdEqEd66hgFR8mfy9o8VoespeJ7COmXVv/XbRbfxJK/8x/soNsch EDNdExeYcB3+xupf+Q3zLioXhJ7ZnuFCDWFzUpJqeDlyojLadRxaXTDm3VNuhpmUnJCN y8CA== X-Forwarded-Encrypted: i=1; AJvYcCV0P4iouX8RYk/nOAWsELoMWJlGcvo1xkJX9xJsZvNTjFUoDqFrltr1gxCM1H0M3X7jJ46Tfqmzx0udYrw=@vger.kernel.org, AJvYcCVDBcgabw6NUukTMwZ4HFIxkhcarnz1c6yZSgKnjwZwfuAZcYxy6XwXVxG5BrXYfpnaTcMPRw+XChdK@vger.kernel.org, AJvYcCW+hk+ZjXIs/O58vF4ZD5eCrI0ROhyMdYO6avCRKLHCDnjd6r4ZFxoK+DwQhstFEhJM48C9oro91ccW@vger.kernel.org, AJvYcCW06uSg+uUFZCxrlXUJY8nVeRJkVKgHo4vBKNokdkViyiG72J56/36WLB53tUEUlIUrdNb5Ekb5LEFe@vger.kernel.org, AJvYcCWUff0LW7BiHGuyTha4kut0CeeaYuINfeGgyg73SUnExLyeQETsnnc3+VIVzil1kUd4Tklg+OCvX2w74xXoTA==@vger.kernel.org X-Gm-Message-State: AOJu0YxEVGG6AkqjKDPiLJ6BRyuVp89UkQ1goQRuBK1wXrniFm+4wSw2 VEmZPDECl7AaYajoCuYuonpcOTM5gsFXDIpqFy1dfV1lc56fc8QTpmbQBT5+ X-Google-Smtp-Source: AGHT+IHhwPgmK6+bzNq/nDJYLPkx7CJea9h5V2B7qgr4MM6oRNKCgFyT9AnxdCD+9l1H0o8rRpZrkQ== X-Received: by 2002:a05:620a:448f:b0:7a3:5f3f:c084 with SMTP id af79cd13be357-7a8041c589fmr2270022585a.30.1725415496020; Tue, 03 Sep 2024 19:04:56 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7a806c4c841sm583420985a.68.2024.09.03.19.04.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:04:55 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 1/7] dt-bindings: clock: qcom,sdm845-camcc: add sdm670 compatible Date: Tue, 3 Sep 2024 22:04:50 -0400 Message-ID: <20240904020448.52035-10-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The camera clocks on SDM670 and SDM845 have no significant differences that would require a change in the clock controller driver. The only difference is the clock frequency at each level of the power domains, which is not specified in the clock driver. There should still be a compatible specific to the SoC, so add the compatible for SDM670 with the SDM845 compatible as fallback. Link: https://android.googlesource.com/kernel/msm/+/d4dc50c0a9291bd99895d4844f973421c047d267/drivers/clk/qcom/camcc-sdm845.c#2048 Suggested-by: Vladimir Zapolskiy Suggested-by: Konrad Dybcio Link: https://lore.kernel.org/linux-arm-msm/7d26a62b-b898-4737-bd53-f49821e3b471@linaro.org Signed-off-by: Richard Acayan Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/clock/qcom,sdm845-camcc.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml index 810b852ae371..fa95c3a1ba3a 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml @@ -20,7 +20,11 @@ allOf: properties: compatible: - const: qcom,sdm845-camcc + oneOf: + - items: + - const: qcom,sdm670-camcc + - const: qcom,sdm845-camcc + - const: qcom,sdm845-camcc clocks: items: From patchwork Wed Sep 4 02:04:51 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789584 Received: from mail-vs1-f48.google.com (mail-vs1-f48.google.com [209.85.217.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37F4B44374; Wed, 4 Sep 2024 02:04:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.217.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415500; cv=none; b=JuFb+uIxV4p77VsUSQO9VISrkTqBOB8uYxHLlVMMTpcmCVihqMd/n51g4dM6/IfaswUPQXMbeQVQdFW/CRtgTucl4geG5oujOF2qVXKfIyq0oE94g8D5ELWENcmTYcwywvESXHl1hOxEdyqGK3HUPZT+T7jFnJyAr9e3+NpdVdU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415500; c=relaxed/simple; bh=80F2LjQUmJJWKZ21PkiJFWSKa9VSL6kZwTcqgz0h7QU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YKcm+TwclCAvjvXmbRaw3Rk70G3EjKbZ9RNAy1NsgVkJpRFETuxIJu44QsVzeH3Idq2bVGhwJJjUF9rCNhncf6lop0/r+eeS22v1PatAn4Ucs4mX3P2rboccJYLiSerpxJV6jQ+Ig1kUSmxtY0nRC2l73zEG/O1xBFcssiNAhq8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BdlPgh+3; arc=none smtp.client-ip=209.85.217.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BdlPgh+3" Received: by mail-vs1-f48.google.com with SMTP id ada2fe7eead31-498d7c77e91so2006559137.0; Tue, 03 Sep 2024 19:04:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415498; x=1726020298; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nbg9GpYaaGVz68lQk4MTu+zQF7Py/vg+LZiU0gYawY8=; b=BdlPgh+3fx7lmK+TbT72Pu+g7vv4ZUw8TG4aQz+wTiwsTBB6CKHwXOvrBKsAnqCjf/ NC9T4PYUBM6ukOqxQwnGIllpSDQiqzBSianPbkHg26YRKb3i7WSJ/oXOcfRTmjNog018 VaNMMxY/i7++2HKHGk0qvRvYxWov4yPYEIevrYpNo70UERE6a6mtXmDEcDApGsgBNBGz KCR+WsbcdY+umboa8wDk+r/bFep5+XzQB3HdpqsoXKe9l+BfIarqXnhR6mxYzrx//2wZ D3x+tYaJhelbF1WA4i6gHs7tMmcedbsZdVsWnHjF/f/w65++YkS5MgMrF6+JVGGNOF2J qGZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415498; x=1726020298; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nbg9GpYaaGVz68lQk4MTu+zQF7Py/vg+LZiU0gYawY8=; b=dKTiWq3ifUsjMxQ8TX3iVpYsVCuVpNzUxaV64KolgqGY9Vq2fHlAL7L15xlJkXS8Mt Z6K/mvNfKTM+E3QyrI6cLNjfyt2nac5SqrufiZjH+NYQTY0rczeOrf/dGBqogRuRYBxG Ryd8GUOXtFKQswG0np7d5nkaT2oyQiff+lWaWMBco1kQ0HficLMRTovBUGfaz+WCBy57 YQShLUKL86l+IsYok5UJesZed1zgFkgaKAJtBj491hrZ++X13jxZFdJC5b9615E8gTh1 /RVYK4XT8ez9/cju9XvItzNNIghCAm1RYyLy7TWz6kvzRXxzVgKgRwyLDvUuMXcttHfi S0yw== X-Forwarded-Encrypted: i=1; AJvYcCU03pzpyPBtHwplaPIlEFlPMkj89OUBLzwQAOfdrDuP6XRxep9bgoaMsKIuBmICDy3WKt92Ncc2uozaohFrhA==@vger.kernel.org, AJvYcCVh1GyPPrzVczhumwXjofUB7LjGK6G7t6AfzccdGOyei5+zbd/ZkZLn8ndzZFFeHVWik4To2Onq/LpFrzE=@vger.kernel.org, AJvYcCVlYt3gBnGcb+re8TX7iru+Rv9UY23Wa7+LfH9sJjVXU9palSzb/sbuUH58VTQSjBTO/uvISPoRL9IV@vger.kernel.org, AJvYcCVt+k5VwtXj1kKKTxgz/DzNzG/GumHa7NX2hWXZQuwoLoIlxhSFMdy33vyj1EMzokdCsjSfrI+D45s1@vger.kernel.org, AJvYcCXGwbbZAkC469lX7y0fet47UKkd91NEVNItyfQS0WhmHj9dyqPzbKhge59/XC/1JR0MEFqjD68LMIvC@vger.kernel.org X-Gm-Message-State: AOJu0YwusOVP472vKms2hcBcqrc23AmtvdtzQWejXXfaP8smYD0m1J4c os6UGMQB3pLC72X/wMsgHROps0U6YdIMcV9rJpGY9mZ15kWc9mZI X-Google-Smtp-Source: AGHT+IEv+N14ikL5WeAvbB/4lNDQ0RmekQgY8A2x3JQw+E7HX4AZfuIR+iBBt6XCV5kf/w5E4kO8iQ== X-Received: by 2002:a05:6102:3ec3:b0:492:a11f:a878 with SMTP id ada2fe7eead31-49ba8a8b6a3mr6804808137.23.1725415498005; Tue, 03 Sep 2024 19:04:58 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7a806d61c77sm582969985a.109.2024.09.03.19.04.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:04:57 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 2/7] dt-bindings: i2c: qcom-cci: Document SDM670 compatible Date: Tue, 3 Sep 2024 22:04:51 -0400 Message-ID: <20240904020448.52035-11-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The CCI on the Snapdragon 670 is the interface for controlling camera hardware over I2C. Add the compatible so it can be added to the SDM670 device tree. Signed-off-by: Richard Acayan Reviewed-by: Vladimir Zapolskiy --- .../devicetree/bindings/i2c/qcom,i2c-cci.yaml | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml index c33ae7b63b84..b4450cbba3b2 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml @@ -27,6 +27,7 @@ properties: - enum: - qcom,sc7280-cci - qcom,sc8280xp-cci + - qcom,sdm670-cci - qcom,sdm845-cci - qcom,sm6350-cci - qcom,sm8250-cci @@ -138,6 +139,24 @@ allOf: - const: cci - const: camss_ahb + - if: + properties: + compatible: + contains: + enum: + - qcom,sdm670-cci + then: + properties: + clocks: + minItems: 4 + maxItems: 4 + clock-names: + items: + - const: camnoc_axi + - const: soc_ahb + - const: cpas_ahb + - const: cci + - if: properties: compatible: From patchwork Wed Sep 4 02:04:52 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789585 Received: from mail-qt1-f169.google.com (mail-qt1-f169.google.com [209.85.160.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1864055769; Wed, 4 Sep 2024 02:05:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415502; cv=none; b=au3lFPyBpQ1Xv0WPrxajW8OAD0PnxYPqanOHnXi0Ni6un5smdUM+q5TAF6l96nO1z9tUtBREBq5y0HjKWF0RmwvV0cAQfymXYs+eQIMDrkgfJohlO5zvSTiceBPmcNV+zL8A/3M8YnCuj24Fl1Vn8g2TMAPrVYVTAiVJsPVySs8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415502; c=relaxed/simple; bh=pUpq8UsXqLezGna/TEyJ9fymabJ0PAxI/7KbnXUIwTY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RLBvFBrTbNNrQsfERhHexDUwuw6XrSNTWWotAyUH5zmNq6FPOTj+785DDBYFDsYuX04vcivfxEb8Q6nvOZbWNZCIQtkEoFM67bHsL7dLOsd59M6hflnIumDFcG4m/tuetmoScHeADH1HW/knXillBsLZvFFGgcUKPpWnqWcK778= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Joja58JA; arc=none smtp.client-ip=209.85.160.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Joja58JA" Received: by mail-qt1-f169.google.com with SMTP id d75a77b69052e-457ce5fda1aso18256901cf.1; Tue, 03 Sep 2024 19:05:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415500; x=1726020300; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zyQAdLSFbiT04JpmWn5P5vj4/UQ+i4Gu5Pn5Akf8UfE=; b=Joja58JAcyAd4TfFlCNIXJqtfHJ6jpXbFO83aeX/JBZiTBjMzYyrUU/pnh7HQEIhk4 7wyYEJ4U96Da4wj6vOz43IgR2U96aTsgJGcb6q+NzAjBywlgLvjcdSPEaz8LvAFs9tPb N+Mu3gbm1cIUY20V94SpHVsIq1mVMiRdzASvN8P/c1vfojjLe2AIXYqVyI45EohmXBRP gCcnXNtJhztQatIyp9p9sQbYas5yAML+pjY4IBcuXbjsPDNz6xETloWZmEfkkJy8IkEq yqa925tEbQvTkd68vz5O9/41vw8QhXwfkPNLd2NzDhb9VZR+rtqeP8jpji7dMRuCd3SU 1D/g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415500; x=1726020300; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zyQAdLSFbiT04JpmWn5P5vj4/UQ+i4Gu5Pn5Akf8UfE=; b=Bo4UtOZVbGouKeXhB+OVb5nh5P61MK57q/QWGXL+k4WaVMGw8tWHlNzuGU8wSv+OAQ sY6UT562i0v94nhPnynjUUoJuwHksM7wJ+cdZPUrXqh2WT2tmYNhwGtkwtjyqfbHcQHU YC7/jyaeTOx9xcbNkQef44uulYq57ykccFkFKopCojm5AbP+l9fNEWdhgfu779h/Y2J6 l4bsS8HWYFZMfgZI4B2hJ4JaV8L28yaS3jPQlT51EJQDer6AhvIwp47Ll7Zpd7ue+oiv RuxrzrQtgViTcrzbu7uHD/QqBKsEY6L5UAIn+MJ2K1vrXzV6IyCv+qpcfxro1tbdTA2e +1cA== X-Forwarded-Encrypted: i=1; AJvYcCUdFvPCWz1V0jL4mkbyOvX2E3voKtq33/21niOF6JlD3NSNFdo3/qgQzkyJdAp4UIb6rRqx3x4Pe81e@vger.kernel.org, AJvYcCVOi8F8CfCtLRr76Hx28QE68HJ6zRfvqDTPzF9a5+FlLffjHeJULGv8D1650T0iG6Vkx/Ug7JsjOMWC@vger.kernel.org, AJvYcCVRfEEF2Y9zt2t2O5FB2AZ4ycWySL9Gl0cLMAxlufAinlEnNaLZEMD6ZfpWLRMaIDaLqyv13dcj+uUN@vger.kernel.org, AJvYcCVml9XzJA8A8xU1qNTUQ5To6ncpAAkAgy90tBvKDqCVoZw/RMwrJTA9Qa+aeTklWHMq+ZGIuTM1QPYREYk=@vger.kernel.org, AJvYcCXP+HHf4RXJ7ccAnazhnaEPND9ee24hId5x1AE5lb+kDyc7Tr34Em6J3RveM1RfSSgjhi5kBcw4iReLVEAs5Q==@vger.kernel.org X-Gm-Message-State: AOJu0YyHKCRxIdD8l7yBng7icDoznLLvKJK3QPLJ0YKYTeWP7UAOrPdH j/8aXWd+UIZjo6jIKYDszWB00egn/9j8AG776P5i9V+5WySKmUer X-Google-Smtp-Source: AGHT+IEcB9Nkptpf7aJS2Wv07l2GIS4ZSjmqFDlo0KAZt831u7HbQ/D9UOdCjuh/bXzTwN9NbCzhHQ== X-Received: by 2002:ac8:5793:0:b0:457:c593:50b5 with SMTP id d75a77b69052e-457c5935305mr153522051cf.30.1725415499884; Tue, 03 Sep 2024 19:04:59 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-45682d9573dsm55060981cf.84.2024.09.03.19.04.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:04:59 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 3/7] i2c: qcom-cci: Stop complaining about DT set clock rate Date: Tue, 3 Sep 2024 22:04:52 -0400 Message-ID: <20240904020448.52035-12-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Bryan O'Donoghue It is common practice in the downstream and upstream CCI dt to set CCI clock rates to 19.2 MHz. It appears to be fairly common for initial code to set the CCI clock rate to 37.5 MHz. Applying the widely used CCI clock rates from downstream ought not to cause warning messages in the upstream kernel where our general policy is to usually copy downstream hardware clock rates across the range of Qualcomm drivers. Drop the warning it is pervasive across CAMSS users but doesn't add any information or warrant any changes to the DT to align the DT clock rate to the bootloader clock rate. Signed-off-by: Bryan O'Donoghue Reviewed-by: Vladimir Zapolskiy Link: https://lore.kernel.org/linux-arm-msm/20240824115900.40702-1-bryan.odonoghue@linaro.org Signed-off-by: Richard Acayan --- drivers/i2c/busses/i2c-qcom-cci.c | 8 -------- 1 file changed, 8 deletions(-) diff --git a/drivers/i2c/busses/i2c-qcom-cci.c b/drivers/i2c/busses/i2c-qcom-cci.c index 414882c57d7f..99e4305a3373 100644 --- a/drivers/i2c/busses/i2c-qcom-cci.c +++ b/drivers/i2c/busses/i2c-qcom-cci.c @@ -602,14 +602,6 @@ static int cci_probe(struct platform_device *pdev) } } - if (cci_clk_rate != cci->data->cci_clk_rate) { - /* cci clock set by the bootloader or via assigned clock rate - * in DT. - */ - dev_warn(dev, "Found %lu cci clk rate while %lu was expected\n", - cci_clk_rate, cci->data->cci_clk_rate); - } - ret = cci_enable_clocks(cci); if (ret < 0) return ret; From patchwork Wed Sep 4 02:04:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789586 Received: from mail-yw1-f181.google.com (mail-yw1-f181.google.com [209.85.128.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 36D2D5579F; Wed, 4 Sep 2024 02:05:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415504; cv=none; b=Q7yjeXa/jHdc+yFc/8O1M1+8nHR5mhSPvllwpLT2X2JcJ4EOnZnN7UEEoTl3Z/11haUD+ct4PrCramIsY/4ny6JkZdDeIW5RvkyckyU9WfCU4hP82EdcRxvOBRC5PzXNEO86nYhMNk5zq46rLk3v7wHjT11XDucf1waM2XGz1Lk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415504; c=relaxed/simple; bh=jzBiRCDe5IM4gQmhrq0R3Q2D9S7ecF4EEW5Wb9y6AKA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tKQk0vQDQtvRLksKUVzQ5NZp1qjD9SaoK8+kdzUyHFqMVE+1ckfk9BHb272bW8dRPSr0zr0seBkZUbyplJ/bd5Ci1qMdhnJK4WKwDUnRn1OldRkqZrojgflbH9cLFpchcpbr8NHBCmzP8p+WrAtYVIuA+bg0nLRvKNZDg1/VDK8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SJsgN3Q2; arc=none smtp.client-ip=209.85.128.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SJsgN3Q2" Received: by mail-yw1-f181.google.com with SMTP id 00721157ae682-6b6b9867faaso2326907b3.2; Tue, 03 Sep 2024 19:05:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415502; x=1726020302; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kHDfQTov94EzUKZo1Y462m0BuConxtwi2Cvmb9zTQXI=; b=SJsgN3Q2DVIpDMjQ7JMjsQsH5kEkpiqrztVpG+OaJYQMj5cjPNkZJ3Y86PxfoQ4Yw8 Pz4fkQrj77xbAnSV0K1ufbCn1YJfugjDUhItHLXuz6QV3bn9mcEmhgDRhm64+XYPPuqJ 7+OIfXV0EtUG1/LGUt3wUqDUL9sDGqQwZtuL+1ytpC+ArVvWtZSNJRgaxfOTc9EjHIs3 ib6QFZk8k64u+MQGFFY0TZqtPI0wmmiitOgHvS3NEi6BuA479yCmBJgvw6OngJZ6qI8E YfKV6Jgu6aBT0pLJOj2mVWKM6qqkOkX+vfiVz6NLg4ah959q9ToCE8GJcQXRj+T4U5Py HZxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415502; x=1726020302; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kHDfQTov94EzUKZo1Y462m0BuConxtwi2Cvmb9zTQXI=; b=uxbyZ3esGddIVJ4tTeH9LsUT3LUBZh3pL5YpjorNxXE/m0WYHyhuRuZUqi3UmdxkvU EcJxhCgxAfFDPW8zPEAQmA807a4MenFb8+U37EZrAiF0+wOZkI0Ig7W86/8ylqgwbJaF QUHcEN8L3f/iNTxTV3b+K0MmVjz4sO6AMPBoxGAHt1LR4YD+O0fA8CHzEAC07YSxDWuj 0WpgxXDfX/SmCOeHYVFj9Fs3ddsObg8PGl54hpfpYUApbHDnZIqq1ySzfaf/RhkCah81 8MUFQXZvbf3r89FGJQqedgG/LF55a4BNeZlJqv4E6WnvQQ695QUN+oDkqUTdATpPLs2q AUyQ== X-Forwarded-Encrypted: i=1; AJvYcCVYKYlISGrjj51MFkvDVeh8+ES25AXSazMylFE8fN1rnEJd40D6j2D6jiddzGIVAnXZiVNxQM201C9G@vger.kernel.org, AJvYcCVbWuLkaVS33j++s5YNMGCObFeArnpaQaFsAfFbUJagXho4fPafEoE2cgjyixDdQaxnVYVtAMFUl9Dp@vger.kernel.org, AJvYcCWSjTfTHIuHTXoe/+gzMnOUzX34aM5d3XIgPUPxVNR29AyDXgyTBLfPQ1t1AhThb5Id1EZDvFpnwZieeMJ1NQ==@vger.kernel.org, AJvYcCWUuZSpUSxkWzAW6Y5OBA+rkf3/imHvgCGlQs5GXU/V1pq+qyfn25OyNq+l3EJZE1iqD7VXg3Ni5O/5@vger.kernel.org, AJvYcCXroTOwMhch5jMbQlyDziRLYKf3wVWu0zpFz5Sk5RdYpWSAPtUwXhmtk5WCthjP5t2VmkP5fLdUUSnE0yo=@vger.kernel.org X-Gm-Message-State: AOJu0YzRCI0xIqvF9T4YAtOtVUhzSUOo1ahQdesv1EMsNmEWOFDv5L59 zsiQbh6i1rrC4uuCZf2JGVgbmdvmC4+wavwQvDiRRs3urCAQEKZc X-Google-Smtp-Source: AGHT+IHguEINx3Ozz/3lk07r1+CKg9YiNb6WJT4pHpsU/Gp6RakNv7z0c5egZ5+Agekh04XvFhU3+w== X-Received: by 2002:a05:690c:67c3:b0:698:b11:6a6b with SMTP id 00721157ae682-6db234c7433mr11641467b3.17.1725415502211; Tue, 03 Sep 2024 19:05:02 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7a806c255d6sm584860785a.45.2024.09.03.19.05.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:05:01 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 4/7] dt-bindings: media: camss: Add qcom,sdm670-camss Date: Tue, 3 Sep 2024 22:04:53 -0400 Message-ID: <20240904020448.52035-13-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 As found in the Pixel 3a, the Snapdragon 670 has a camera subsystem with 3 CSIDs and 3 VFEs (including 1 VFE lite). Add this camera subsystem to the bindings. Adapted from SC8280XP camera subsystem. Signed-off-by: Richard Acayan Reviewed-by: Krzysztof Kozlowski --- .../bindings/media/qcom,sdm670-camss.yaml | 318 ++++++++++++++++++ 1 file changed, 318 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml diff --git a/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml b/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml new file mode 100644 index 000000000000..cc2c811a0aa7 --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml @@ -0,0 +1,318 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,sdm670-camss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SDM670 Camera Subsystem (CAMSS) + +maintainers: + - Richard Acayan + +description: + The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms. + +properties: + compatible: + const: qcom,sdm670-camss + + reg: + maxItems: 9 + + reg-names: + items: + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: csid0 + - const: vfe1 + - const: csid1 + - const: vfe_lite + - const: csid2 + + clocks: + maxItems: 22 + + clock-names: + items: + - const: gcc_camera_ahb + - const: gcc_camera_axi + - const: soc_ahb + - const: camnoc_axi + - const: cpas_ahb + - const: csi0 + - const: csi1 + - const: csi2 + - const: csiphy0 + - const: csiphy0_timer + - const: csiphy1 + - const: csiphy1_timer + - const: csiphy2 + - const: csiphy2_timer + - const: vfe0_axi + - const: vfe0 + - const: vfe0_cphy_rx + - const: vfe1_axi + - const: vfe1 + - const: vfe1_cphy_rx + - const: vfe_lite + - const: vfe_lite_cphy_rx + + interrupts: + maxItems: 9 + + interrupt-names: + items: + - const: csid0 + - const: csid1 + - const: csid2 + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: vfe1 + - const: vfe_lite + + iommus: + maxItems: 4 + + power-domains: + items: + - description: IFE0 GDSC - Image Front End, Global Distributed Switch Controller. + - description: IFE1 GDSC - Image Front End, Global Distributed Switch Controller. + - description: Titan Top GDSC - Titan ISP Block, Global Distributed Switch Controller. + + power-domain-names: + items: + - const: ife0 + - const: ife1 + - const: top + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY0. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@1: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY1. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@2: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY2. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + vdda-phy-supply: + description: + Phandle to a regulator supply to PHY core block. + + vdda-pll-supply: + description: + Phandle to 1.8V regulator supply to PHY refclk pll block. + +required: + - reg + - reg-names + - clock-names + - clocks + - compatible + - interrupts + - interrupt-names + - iommus + - power-domains + - power-domain-names + - vdda-phy-supply + - vdda-pll-supply + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + camss@ac65000 { + compatible = "qcom,sdm670-camss"; + + reg = <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb3000 0 0x1000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc4000 0 0x4000>, + <0 0x0acc8000 0 0x1000>; + reg-names = "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "csid0", + "vfe1", + "csid1", + "vfe_lite", + "csid2"; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite"; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>; + clock-names = "camnoc_axi", + "cpas_ahb", + "csi0", + "csi1", + "csi2", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "gcc_camera_ahb", + "gcc_camera_axi", + "soc_ahb", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe_lite", + "vfe_lite_cphy_rx"; + + iommus = <&apps_smmu 0x808 0x0>, + <&apps_smmu 0x810 0x8>, + <&apps_smmu 0xc08 0x0>, + <&apps_smmu 0xc10 0x8>; + + power-domains = <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>; + power-domain-names = "ife0", + "ife1", + "top"; + + vdda-phy-supply = <&vreg_l1a_1p225>; + vdda-pll-supply = <&vreg_l8a_1p8>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + csiphy_ep0: endpoint { + clock-lanes = <7>; + data-lanes = <0 1 2 3>; + remote-endpoint = <&front_sensor_ep>; + }; + }; + }; + }; + }; From patchwork Wed Sep 4 02:04:54 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789587 Received: from mail-vs1-f49.google.com (mail-vs1-f49.google.com [209.85.217.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CA60C73478; Wed, 4 Sep 2024 02:05:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.217.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415507; cv=none; b=CjQWv1OdUUVwVWgZf2fFYNX+Ppj9MAx6Rll0hXjBnECOG9dHRtvbFid528YEIguiHTwYm4/ibJVW/Tvjdu9iw5vJamTJBF3luSQwMAU9Z9X9Hi20JNet7CIbliCLvIOORi1Z76vizaUonqD2ACPGdFou8bOGXbTmFtLIcDrFFe8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415507; c=relaxed/simple; bh=vt2+NU0PGGgvQLCCBp6ebl69Ro+tvsA3sk6BQ2B9JgI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WQQGSshXImpwVaaZInAH0bEFkVYdTpux18qCzSCVLnXuEN0vmUEhGZD965Fmni1SzxjhiJgQImr1snkR5xKagfmcb4m7YmIoS+v/zeydK7tJOQA+BMDjlhLfxt6ItQIa0R1GtNqnwC6A7dOt3zRAEH2oTM7oJHw/+VZRC4EGMzQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=WUKAVVl+; arc=none smtp.client-ip=209.85.217.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="WUKAVVl+" Received: by mail-vs1-f49.google.com with SMTP id ada2fe7eead31-498eb76145bso2444105137.1; Tue, 03 Sep 2024 19:05:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415504; x=1726020304; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8vnMs3zXlBnZ2vA/datU1VmC6mKeFmctQ1oOOReSN1A=; b=WUKAVVl+m5LTAFCjekG35mVFUiUJfL8dPA4pSJBOl9vSyqA/S5+XwS+tjt2nm5iher Ul+ZRHlICMJwAKgfdxLfhXpTojwwCjIOawdLnelZXmsIu+596NzFbhw+trAIN4qTjP9X rnUwK/lCMoMrG7Tvja41V99WqummuvIyFP0PlA/is+5M5pW731Q1kSkA7w203xKsdFsC 7l85s7/U1o6PSZ3YH9mP9s2oBJNBwV8qacnsBk7N6keNFe53iunaNLEaAWeY1ctKC+Pr blxO+GcLPy9bCZMFNPIonJ/Cg7VNB4dS0vYr3a/eLdmkj48BbjJY6BHf+a0RhXI0p9qJ 2gPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415504; x=1726020304; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8vnMs3zXlBnZ2vA/datU1VmC6mKeFmctQ1oOOReSN1A=; b=irWYVoLS96NBXHemQ1U7PQ5PZCL1eMckm/T6ps5XgudE0YBuTFaIkB04tJ+NuNmwuk lB1DF7+dq5iMlB0d12hGzUFeMxQKMjAk/Wvr1CsCGWbzQeXuCQddtqBfci6TwGvWfbfr okqy/lgKkwDtnE81vwR6fjKCePAfIV5+2XjGFOuYZGpemckTG6Pwi17r+mucUdTfiDd5 8qcGmb2Y9tDIKNvLf6KFRO1zh0dPxOjr6BmTAHcH/tiMNF8AwvDaGMsvk0tmKNNim2es A+/4hRMrFVdvkgLn7ZYsp6+1HbM7WlHh67/5FKj16XgI+Rc22hJZ6vGJYVsihnrVoQVD noZA== X-Forwarded-Encrypted: i=1; AJvYcCVetZehHSZ9jOH8ZtCyO7Vnn4e8LlAqRZRbGSSbB+Wuajisk8+IERbheplUYfHpMQSOpermUBMUQ3EJRNd2Gw==@vger.kernel.org, AJvYcCWLAYOvskR41AdSbnZ+W15vjZHXU3GZHkjKcDPRmaT4uQR9J+eiVdM71+ofmoLnIMGbwUABUmCAug0T@vger.kernel.org, AJvYcCWYPScxswhdJYAnoLFTm6H8/j2RYIwlaMr661jyr2ICev6nWu2vjez/zcpZGNqEAwiKFYGXLWjEF+by@vger.kernel.org, AJvYcCXYjVmMmC+unN9MiMbyw6WFqTB3pv3OO11TFJ5rcUz48nhW1euvESkfyXTvoGwJoLAwYs1ELMX0UmJ9@vger.kernel.org, AJvYcCXxiZqHenOUFUMYLsOO8xVjQa9nse6hV2XDfif3ng0HM61sUrTyVlUWbbBf9bjmVWrlyUD9Oezo5GIwAjk=@vger.kernel.org X-Gm-Message-State: AOJu0Yz2LQrw1B5XNpF5mkL5meWFiwIvBvjVRcLvHUKfqGFVdH4DBYpn eRWPCZwe2hU7sJa2cL8zU6YGSjgCTZ7SIl2ihvIeudqbjJGCTcvD71d4WtTq X-Google-Smtp-Source: AGHT+IEUv7N0HMJTGd3B6E9mm/mkMuN5ztA3TMg1qt8ABIhEPRr2K1KWeHwxz0N+kAIxQpckpfdFQA== X-Received: by 2002:a05:6102:b09:b0:493:e60c:e6d2 with SMTP id ada2fe7eead31-49a7992c5a3mr14011868137.12.1725415504397; Tue, 03 Sep 2024 19:05:04 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7a806bf6d64sm583444585a.17.2024.09.03.19.05.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:05:04 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 5/7] media: qcom: camss: add support for SDM670 camss Date: Tue, 3 Sep 2024 22:04:54 -0400 Message-ID: <20240904020448.52035-14-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The camera subsystem for the SDM670 the same as on SDM845 except with 3 CSIPHY ports instead of 4. Add support for the SDM670 camera subsystem. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue Acked-by: Bryan O'Donoghue Reviewed-by: Vladimir Zapolskiy --- drivers/media/platform/qcom/camss/camss.c | 191 ++++++++++++++++++++++ 1 file changed, 191 insertions(+) diff --git a/drivers/media/platform/qcom/camss/camss.c b/drivers/media/platform/qcom/camss/camss.c index 51b1d3550421..b2f22bfd8692 100644 --- a/drivers/media/platform/qcom/camss/camss.c +++ b/drivers/media/platform/qcom/camss/camss.c @@ -584,6 +584,185 @@ static const struct camss_subdev_resources vfe_res_660[] = { } }; +static const struct camss_subdev_resources csiphy_res_670[] = { + /* CSIPHY0 */ + { + .regulators = {}, + .clock = { "soc_ahb", "cpas_ahb", + "csiphy0", "csiphy0_timer" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 19200000, 240000000, 269333333 } }, + .reg = { "csiphy0" }, + .interrupt = { "csiphy0" }, + .csiphy = { + .hw_ops = &csiphy_ops_3ph_1_0, + .formats = &csiphy_formats_sdm845 + } + }, + + /* CSIPHY1 */ + { + .regulators = {}, + .clock = { "soc_ahb", "cpas_ahb", + "csiphy1", "csiphy1_timer" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 19200000, 240000000, 269333333 } }, + .reg = { "csiphy1" }, + .interrupt = { "csiphy1" }, + .csiphy = { + .hw_ops = &csiphy_ops_3ph_1_0, + .formats = &csiphy_formats_sdm845 + } + }, + + /* CSIPHY2 */ + { + .regulators = {}, + .clock = { "soc_ahb", "cpas_ahb", + "csiphy2", "csiphy2_timer" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 19200000, 240000000, 269333333 } }, + .reg = { "csiphy2" }, + .interrupt = { "csiphy2" }, + .csiphy = { + .hw_ops = &csiphy_ops_3ph_1_0, + .formats = &csiphy_formats_sdm845 + } + } +}; + +static const struct camss_subdev_resources csid_res_670[] = { + /* CSID0 */ + { + .regulators = { "vdda-phy", "vdda-pll" }, + .clock = { "cpas_ahb", "soc_ahb", "vfe0", + "vfe0_cphy_rx", "csi0" }, + .clock_rate = { { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 384000000 }, + { 19200000, 75000000, 384000000, 538666667 } }, + .reg = { "csid0" }, + .interrupt = { "csid0" }, + .csid = { + .hw_ops = &csid_ops_gen2, + .parent_dev_ops = &vfe_parent_dev_ops, + .formats = &csid_formats_gen2 + } + }, + + /* CSID1 */ + { + .regulators = { "vdda-phy", "vdda-pll" }, + .clock = { "cpas_ahb", "soc_ahb", "vfe1", + "vfe1_cphy_rx", "csi1" }, + .clock_rate = { { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 384000000 }, + { 19200000, 75000000, 384000000, 538666667 } }, + .reg = { "csid1" }, + .interrupt = { "csid1" }, + .csid = { + .hw_ops = &csid_ops_gen2, + .parent_dev_ops = &vfe_parent_dev_ops, + .formats = &csid_formats_gen2 + } + }, + + /* CSID2 */ + { + .regulators = { "vdda-phy", "vdda-pll" }, + .clock = { "cpas_ahb", "soc_ahb", "vfe_lite", + "vfe_lite_cphy_rx", "csi2" }, + .clock_rate = { { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 384000000 }, + { 19200000, 75000000, 384000000, 538666667 } }, + .reg = { "csid2" }, + .interrupt = { "csid2" }, + .csid = { + .is_lite = true, + .hw_ops = &csid_ops_gen2, + .parent_dev_ops = &vfe_parent_dev_ops, + .formats = &csid_formats_gen2 + } + } +}; + +static const struct camss_subdev_resources vfe_res_670[] = { + /* VFE0 */ + { + .regulators = {}, + .clock = { "camnoc_axi", "cpas_ahb", "soc_ahb", + "vfe0", "vfe0_axi" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 0 } }, + .reg = { "vfe0" }, + .interrupt = { "vfe0" }, + .vfe = { + .line_num = 4, + .has_pd = true, + .pd_name = "ife0", + .hw_ops = &vfe_ops_170, + .formats_rdi = &vfe_formats_rdi_845, + .formats_pix = &vfe_formats_pix_845 + } + }, + + /* VFE1 */ + { + .regulators = {}, + .clock = { "camnoc_axi", "cpas_ahb", "soc_ahb", + "vfe1", "vfe1_axi" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 0 } }, + .reg = { "vfe1" }, + .interrupt = { "vfe1" }, + .vfe = { + .line_num = 4, + .has_pd = true, + .pd_name = "ife1", + .hw_ops = &vfe_ops_170, + .formats_rdi = &vfe_formats_rdi_845, + .formats_pix = &vfe_formats_pix_845 + } + }, + + /* VFE-lite */ + { + .regulators = {}, + .clock = { "camnoc_axi", "cpas_ahb", "soc_ahb", + "vfe_lite" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 } }, + .reg = { "vfe_lite" }, + .interrupt = { "vfe_lite" }, + .vfe = { + .is_lite = true, + .line_num = 4, + .hw_ops = &vfe_ops_170, + .formats_rdi = &vfe_formats_rdi_845, + .formats_pix = &vfe_formats_pix_845 + } + } +}; + static const struct camss_subdev_resources csiphy_res_845[] = { /* CSIPHY0 */ { @@ -2403,6 +2582,17 @@ static const struct camss_resources sdm660_resources = { .link_entities = camss_link_entities }; +static const struct camss_resources sdm670_resources = { + .version = CAMSS_845, + .csiphy_res = csiphy_res_670, + .csid_res = csid_res_670, + .vfe_res = vfe_res_670, + .csiphy_num = ARRAY_SIZE(csiphy_res_670), + .csid_num = ARRAY_SIZE(csid_res_670), + .vfe_num = ARRAY_SIZE(vfe_res_670), + .link_entities = camss_link_entities +}; + static const struct camss_resources sdm845_resources = { .version = CAMSS_845, .csiphy_res = csiphy_res_845, @@ -2447,6 +2637,7 @@ static const struct of_device_id camss_dt_match[] = { { .compatible = "qcom,msm8916-camss", .data = &msm8916_resources }, { .compatible = "qcom,msm8996-camss", .data = &msm8996_resources }, { .compatible = "qcom,sdm660-camss", .data = &sdm660_resources }, + { .compatible = "qcom,sdm670-camss", .data = &sdm670_resources }, { .compatible = "qcom,sdm845-camss", .data = &sdm845_resources }, { .compatible = "qcom,sm8250-camss", .data = &sm8250_resources }, { .compatible = "qcom,sc8280xp-camss", .data = &sc8280xp_resources }, From patchwork Wed Sep 4 02:04:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789588 Received: from mail-ot1-f41.google.com (mail-ot1-f41.google.com [209.85.210.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 432727441A; Wed, 4 Sep 2024 02:05:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415508; cv=none; b=Ba5pukSUrVf2BWaZ3EpFLqMpENNSGFlx6gK/QZ0PICRMGjld3SK8h6Nv6ipi7t8JzvROoyjm5WjaeoLgCF4lVJwujVhJerA6SuGoTHrrqVN2CDMbcrivGn9pBzPKbx6AkATZnLL9FFQh/odWZ7XP8vHuRfj/duYXPDyHpEyHj3w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415508; c=relaxed/simple; bh=+caQQPNBz7FFaJccY6GaMn4orGwvzmCmHIlHd8FbBmg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JnzpAG1llhPZiMr2QvSKDUT0UEidEwCU05tI436dAj/leT9A/U6sz2zKAxVDhBsSyB8GCF7ptajNvTxTYsMX9V/0/AmRurB4vDnL2NJ4v+SIbIxFRlF8iTUQAjNsC5yu2PKpMUC/TnM0rpP/o0ZUmr3dJ/LjpLpeCOQxhvePOx0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OnNWWA9O; arc=none smtp.client-ip=209.85.210.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OnNWWA9O" Received: by mail-ot1-f41.google.com with SMTP id 46e09a7af769-70f6e65d605so2530044a34.3; Tue, 03 Sep 2024 19:05:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415506; x=1726020306; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Ttp4XdTcBjNEKD1AIzHq96QwvzqRai2IsAK8E3pZNf8=; b=OnNWWA9ODtB1ctn2ZaMuP6NaUdH9f8xJ953IKBqd/5QR3n+8jB96mwDsQN1ClmhEYv gZaPjN9s0M76lpU+pZmVwh0cKswJbRuEZSZyQOAvEwwI96egb5pB70y8R9Pceq8VKscf SCDRsst2MVu1Y78cJHVvzIUgRsN/7ocW4RZ5woGk64xy/LDBulA5vS5U58lxWgNO7bJE G4gFjTaCYkaG9ItUPk8sGKg/CSPm9Zc11383e+Eub12g4jN0ehwRgAso7CE9iVUogOCb Xhhrf0Zhay7ljV+/GLlmZ+yfWzLQDMkbWrCkq8lcwyjWEHAz4TXd8MmCwvg6olXLU7DC K5YA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415506; x=1726020306; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Ttp4XdTcBjNEKD1AIzHq96QwvzqRai2IsAK8E3pZNf8=; b=FenQwdN6ZU16zxVMpedrVrTZAiOTtbHsv5Z8mUfgTFHIDjiU4bHp3KbX/2G52Ocyxt VjMp+g+fY4hH6IhRdLBwEWZakWLRd0SlM4Th7UhFZskDJiQFR78wFoqoAKTMR44918vM CuSCN6DnbFDbf56m34Hswx5KsjP81z/BE4+ld3OPRCrB5HHdnRFs/q8Y3IkUj3kQxuuJ czzY4tFboFMxcN/P9LXg1rGXd+s8in2AQlMCt1YQs9SlxhZE1GmB+KYDvxD9xmMkFMO0 4FhTk6nhVPnc0cIl65Evg6GiH+ko39Eoc4WbdaM10Zt1YawabAtNtZ0ebvXHTmIcqUwN ArzA== X-Forwarded-Encrypted: i=1; AJvYcCUZCXC5zJpGke5VKqSgrYyyR/nSR4Y3FMJEvuN8yNgl5Pg3IyHMnzeRek3XkLiK9I9ki/QiT3F6U83t@vger.kernel.org, AJvYcCUofvJesiQzpjMRxqi6SNOSfYI1k6DLOAB7ghepGeDXvk4c+a08Fu7iMwkLIyGJsZ30yjtdt/sBHxw5KrJ/5A==@vger.kernel.org, AJvYcCVaSzQPffuQwTHIRU1/CxHCdGZ5yrZ09heCCWMLr6tJL2jAHaPk6zGnwbkUxpTQeUi34HONAysbsmNe@vger.kernel.org, AJvYcCX0hp2xP+del2KdUqla+LNq9Z/2F/SLAYcwEyqDMFy/C6uwjyAk1j0aiZ/KKDx+e9xLOyMAEVXhpAP/jKY=@vger.kernel.org, AJvYcCXtKlMuidorA6Mo0FD+Vn3CF/ZRE/hJY6mM0TDbYzQxv4CX2ngxqMFEfnp4XN6Jls23pDcIU+8V6UEv@vger.kernel.org X-Gm-Message-State: AOJu0Yw0WNLsLCQGjRmxLs6+e2x/rzgICbH8iRwtnvMEEyDmWcmEPOLM z2s+QYMhwEeQ6FQ/nPb2WJbPvGvbuc+B8dGGWgpJpPlUmGQHtV+m X-Google-Smtp-Source: AGHT+IFvqMEMAAZ5ozDueJrkHmFthxoLIQGfD27Cj4xtN6PtJ5lRaFPG2zEIom2stiSzEbwvkUp1ow== X-Received: by 2002:a05:6830:700b:b0:709:396c:f295 with SMTP id 46e09a7af769-70f5c4b4fc9mr27003074a34.32.1725415506127; Tue, 03 Sep 2024 19:05:06 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-45682cdde0csm54780091cf.48.2024.09.03.19.05.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:05:05 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 6/7] arm64: dts: qcom: sdm670: add camcc Date: Tue, 3 Sep 2024 22:04:55 -0400 Message-ID: <20240904020448.52035-15-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The camera clock controller on SDM670 controls the clocks that drive the camera subsystem. The clocks are the same as on SDM845. Add the camera clock controller for SDM670. Reviewed-by: Bryan O'Donoghue Signed-off-by: Richard Acayan --- arch/arm64/boot/dts/qcom/sdm670.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm670.dtsi b/arch/arm64/boot/dts/qcom/sdm670.dtsi index 187c6698835d..02f87200690a 100644 --- a/arch/arm64/boot/dts/qcom/sdm670.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm670.dtsi @@ -1400,6 +1400,16 @@ spmi_bus: spmi@c440000 { #interrupt-cells = <4>; }; + camcc: clock-controller@ad00000 { + compatible = "qcom,sdm670-camcc", "qcom,sdm845-camcc"; + reg = <0 0x0ad00000 0 0x10000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "bi_tcxo"; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + mdss: display-subsystem@ae00000 { compatible = "qcom,sdm670-mdss"; reg = <0 0x0ae00000 0 0x1000>; From patchwork Wed Sep 4 02:04:56 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789589 Received: from mail-qv1-f53.google.com (mail-qv1-f53.google.com [209.85.219.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D9497441A; Wed, 4 Sep 2024 02:05:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415511; cv=none; b=LJfXmumZZni1ZvRhKV2uVNsM0MNIZwwmwE1YiviBHTGGkvZFJUylFU3pw3vkTQaErD+U5NB6CUFQAqkT+jE6UZ9hm8kcMr8fbKDfefJVVDaqKydHdoRL/Cnsy8XpIHf8Dfof+V02SQJEsJigaUTv4n6Vrya7PbAyYiJle977vFE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415511; c=relaxed/simple; bh=DNcwhfvK9gG8J99KHKjs549/2f6hr4jBJOU5E6g7v1U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ribNkNeL9+DVVqarqrMYYSqVCqYVLUVHlfVBYk8s+HwSMi8syhNawds2RHP8YpZnE+OwaThMZvIptx1UfATrMNRsstlqisBRTq6PvPLdjflq8fJtVLSDT7onTFxDvG5i9Zjm8ZDTukSgJ8WDCCKMJ4fqRrBDF4SXnSbhzW09Ovw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Vw0AZYFI; arc=none smtp.client-ip=209.85.219.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Vw0AZYFI" Received: by mail-qv1-f53.google.com with SMTP id 6a1803df08f44-6c352bcb569so21465246d6.0; Tue, 03 Sep 2024 19:05:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415508; x=1726020308; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=00BScPVM7vUN4VVMkawcgFv7d7Pa7x7HBlBJT3LSuSE=; b=Vw0AZYFIM7dH2PEnPRmFkdxLH8wLo7mdfUZzI0wgpRuslNkFfQLerm+i/Rx4WzVxUe 92x64ImTZoPqIv/ZXMPNf/PlE1pgkjrN3bCsrkI/RHcdnvAfkNIFwoD9wPHChGxdehu+ oi/RaziJ3wwjNL2UDMiMOOTU/nuBwv4QH3r+cC/oE/lUjOXiIU/m1sbt2wq5azxtvfOm syRKQonhDs50i0RjezbtQjHBa0sWCUnQvlceIGgWfsOB/JRdIZ780zM3Sy7D/ta5wWwt pGt42PBwJnRgXjID7fk3bt+8zxX0CxVhMr46zDngH50E1QI0juCAQ2+JkghS6sFwv9tV aXoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415508; x=1726020308; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=00BScPVM7vUN4VVMkawcgFv7d7Pa7x7HBlBJT3LSuSE=; b=kn/2VT7z2MqUzlDtM4QH2T6h/pqHVeDY8KsDUSMmHiALUKb9AaEKBufTN7M771OjZM i87LJbyNmkZS20lVBdL/vtVypgtmeUH6AkjDnUUeJtzViXtggHPKBCKu+aAJCHFbKN0K rD8xn1eMwnNu3UqcOhCVUge2rWZFyI9ayofiPUNlavftqch7s23YyHnHVzseMFZOYzzM ANRSskaCAiCoHiT9T+tYZzTmGdETPg+didWxV+rM7ocw47QregVXXYsVbVj0ICHyGOG5 37+YaGyjtTmBE6K0pjfFiXF/Q9FGz+KEg2wlerWZpKrcf9ikKfYeEFyvAMSQS4jpH+Yi wFEA== X-Forwarded-Encrypted: i=1; AJvYcCUJt4kKAI08N8yz9CKx7et9yxiBUpwyA9l51/rWYbNtQJyt3WSm8hBMHZNu6kEqBjzFDVZVHa1Fh5da@vger.kernel.org, AJvYcCUgROIT+cqU3Z50GdaX0HFv7lptUQy5GpY5kXqQjAwAC7JpLE5c8QkY4Kx7U9N4WPBoLqR1krhInENx@vger.kernel.org, AJvYcCV41JhFhVDKIx0eZ5p4LiyeypQyAlV88gG9jcuUVSR9JyZTsv1T8GQzPwuxgkIsSnf2Dt+wpOHfgfW3optwiQ==@vger.kernel.org, AJvYcCVZYKwLPig6SubXpYlXf5aZoO5HljEBMNZxI+70A07ylXTsWVQKAuVIpBuO1tH4B+8/wjeuQEUFEFSn@vger.kernel.org, AJvYcCXGXzBtIu6zjxhsXhzaNmF63mrH+sa5HkSYuMNDuP1TVzQv64q9NbhYMR+5CCePBqFQ5JsE0GL71mtbEBA=@vger.kernel.org X-Gm-Message-State: AOJu0YzZUU9crJK2DIWWDPbnLIaqizrQaqgd+mYr9w8T/loFR9GiDUbE MQQ4Kq3+9h8UFx0+mT0dUDJewRUMpxZJ4aRXZ+s6tWfKG0zXjhpzW4sd0E3Y X-Google-Smtp-Source: AGHT+IGci0DDFe4iErJR+HBbxWZ6p5bJ8KPDz3wMiE5rlZfikepMiiMChSyLTWopk0uwCiNtvClV0g== X-Received: by 2002:a05:6214:2b89:b0:6c3:6e19:aa0f with SMTP id 6a1803df08f44-6c36e19b1femr70487496d6.25.1725415508333; Tue, 03 Sep 2024 19:05:08 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-6c356b2de00sm42329506d6.85.2024.09.03.19.05.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:05:08 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 7/7] arm64: dts: qcom: sdm670: add camss and cci Date: Tue, 3 Sep 2024 22:04:56 -0400 Message-ID: <20240904020448.52035-16-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add the camera subsystem and CCI used to interface with cameras on the Snapdragon 670. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/sdm670.dtsi | 185 +++++++++++++++++++++++++++ 1 file changed, 185 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm670.dtsi b/arch/arm64/boot/dts/qcom/sdm670.dtsi index 02f87200690a..0b0330975702 100644 --- a/arch/arm64/boot/dts/qcom/sdm670.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm670.dtsi @@ -6,6 +6,7 @@ * Copyright (c) 2022, Richard Acayan. All rights reserved. */ +#include #include #include #include @@ -1168,6 +1169,34 @@ tlmm: pinctrl@3400000 { gpio-ranges = <&tlmm 0 0 151>; wakeup-parent = <&pdc>; + cci0_default: cci0-default-state { + pins = "gpio17", "gpio18"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-up; + }; + + cci0_sleep: cci0-sleep-state { + pins = "gpio17", "gpio18"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-down; + }; + + cci1_default: cci1-default-state { + pins = "gpio19", "gpio20"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-up; + }; + + cci1_sleep: cci1-sleep-state { + pins = "gpio19", "gpio20"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-down; + }; + qup_i2c0_default: qup-i2c0-default-state { pins = "gpio0", "gpio1"; function = "qup0"; @@ -1400,6 +1429,162 @@ spmi_bus: spmi@c440000 { #interrupt-cells = <4>; }; + cci: cci@ac4a000 { + compatible = "qcom,sdm670-cci", "qcom,msm8996-cci"; + #address-cells = <1>; + #size-cells = <0>; + + reg = <0 0x0ac4a000 0 0x4000>; + interrupts = ; + power-domains = <&camcc TITAN_TOP_GDSC>; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_CLK>; + clock-names = "camnoc_axi", + "soc_ahb", + "cpas_ahb", + "cci"; + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&cci0_default &cci1_default>; + pinctrl-1 = <&cci0_sleep &cci1_sleep>; + + status = "disabled"; + + cci_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + + cci_i2c1: i2c-bus@1 { + reg = <1>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + camss: camera-controller@ac65000 { + compatible = "qcom,sdm670-camss"; + reg = <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb3000 0 0x1000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc4000 0 0x4000>, + <0 0x0acc8000 0 0x1000>; + reg-names = "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "csid0", + "vfe1", + "csid1", + "vfe_lite", + "csid2"; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite"; + + clocks = <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>; + clock-names = "gcc_camera_ahb", + "gcc_camera_axi", + "soc_ahb", + "camnoc_axi", + "cpas_ahb", + "csi0", + "csi1", + "csi2", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe_lite", + "vfe_lite_cphy_rx"; + + iommus = <&apps_smmu 0x808 0x0>, + <&apps_smmu 0x810 0x8>, + <&apps_smmu 0xc08 0x0>, + <&apps_smmu 0xc10 0x8>; + + power-domains = <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>; + power-domain-names = "ife0", + "ife1", + "top"; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + camss_port0: port@0 { + reg = <0>; + }; + + camss_port1: port@1 { + reg = <1>; + }; + + camss_port2: port@2 { + reg = <2>; + }; + }; + }; + camcc: clock-controller@ad00000 { compatible = "qcom,sdm670-camcc", "qcom,sdm845-camcc"; reg = <0 0x0ad00000 0 0x10000>;