From patchwork Wed Oct 2 20:47:45 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13820363 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11011022.outbound.protection.outlook.com [52.101.65.22]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F2E74194ACD for ; Wed, 2 Oct 2024 20:48:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.22 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902097; cv=fail; b=mSIrozM5UJUYgy4UQwYfc/X4HHWEPxJvf2QnRfWzE0JXq+tD+PMVk3UryhwJ/g9M5iJmLltuyINfeFHhC0v3JqJDD0fqB+3glRNveUjQWlyps5Pyqqe7HEQFXQGdAZ/ilV3RihdFiaqtZj7+mEgImlWkzLqgL1o5aGpEUsfnMr0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902097; c=relaxed/simple; bh=Ka245HKXqUpNg757p+4ZS4ZC/Xsj0RdbEOMez1Lso/s=; h=From:To:Subject:Date:Message-Id:Content-Type:MIME-Version; b=ImPUdJ6ilLYLrNk31lFuyHUU1mn9h8kkR3Secgc0Se8yqBSRPv/IZFT9814LOJ/bwIPUItapB+ONSYoCJvo+5jXGrs15CB3wO3itTi3CxfvfjLBHUPFL6qxDOVcFHNIaNwQvWtyYEaTxTilSpGYWLHe3Dn4Ujb4Ik4fq86ZagrA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=QU498d2c; arc=fail smtp.client-ip=52.101.65.22 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="QU498d2c" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=BS7v8HqdY3ue5WPiD562Wcxx0kjICiityY+UZTxw7KR8qGDoEt9zooDbMmsTiBxOKbgzCu9sjGmqkjYWBUeZXCJ+H62Mk1LbXDpJgj9ur1ykDJroKY2BOwZtvDbRU2pYXO9P1oH0rCkhWf2/VR05GSowvhupB/3ogdu3/bnAtDnvU+ZxoddauH+jIV2LuNxa3wn/lSZTUsl/BvaQoW01lHGIPxHdT8qtSKEAbJiCeI+zTO6HNDDKvb800SzlDrnt3TR6PXbJ4mQAZvSdCpvWo5NM5Tzpeg59duHzetW3FQ23P/m1G0LMtBnh09x/RjgE1Ad5rNSGrUnYFnskfYr1UQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sXi+j0EV0CJc/u/p3PXyNKxvwE4Wq3Yfw/N/ihHs1ms=; b=EvByI9W1lX706n50xqzL7wqBT6SzdCRxuzXm4/lYx0S9mc1ON0LU2gO+o2QJ7U2PzSk6wIMlQquwS9HPFdZo+2NXVSbhJ4535bsMsUayVz0W0aDgruE5ldij3u2/jGAei3tWvoK43Z7Oikag9AgRkKjKR7Q95PSOVbf5d/RYhfvPar4+L4bhhbDj7SJbUKCofsl59Kv/BXF6QkHa1bsqBsAl2jEM0j25f55CH8RY5sXVGr0ascuVIxA+/dNXhSlJFmqivNxHoRKnNj53VxTXofgjH4+TeYXr8JZgJx1j5Xp4BEVMiCbIwqXyYRLlMl+ZfI0ctA7A+eIspQPlFL2nZg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sXi+j0EV0CJc/u/p3PXyNKxvwE4Wq3Yfw/N/ihHs1ms=; b=QU498d2cWvgbXRHth2o7upM6t7y3Bf1AzL+dLEh7u4RkK0ryu/jKZITjN1HbKFYfJi+MxN8wGXOV8QTNe8a4KUYV3FwxxFqxM/tm75X5I0Kn57XCRRBJv0otM/i2tcT8FoOHtLAD7i4AwzsZtB0XklA471UznCwLrtyb0rEnIGV+lV+Y3j7/9NJvEkfCfc3B7YWpAS1pCBghUrx40UHdIvdrZZNmjU3Ad//4wRmw3r9xQ/uNb0ClxauQ8OR+5cD7/eA7fx6w7VqlK5fCnNBYu6rUk1MCJ79iKb9OaiFCIUfVg6ki3OGUJGnQoNCjeY8+bZsa28vo6t/0JDfwAc9Akw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by AS1PR04MB9454.eurprd04.prod.outlook.com (2603:10a6:20b:4d9::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Wed, 2 Oct 2024 20:48:10 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8026.016; Wed, 2 Oct 2024 20:48:10 +0000 From: Frank Li To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), imx@lists.linux.dev (open list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 1/4] arm64: dts: imx8-ss-hsio: Add PCIe support Date: Wed, 2 Oct 2024 16:47:45 -0400 Message-Id: <20241002204750.597337-1-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 X-ClientProxiedBy: BY3PR05CA0048.namprd05.prod.outlook.com (2603:10b6:a03:39b::23) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|AS1PR04MB9454:EE_ X-MS-Office365-Filtering-Correlation-Id: 8e0af5a0-d64e-4316-7445-08dce3238661 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|52116014|7416014|376014|366016|1800799024|921020|38350700014; X-Microsoft-Antispam-Message-Info: jEqwuRbGNInLaVhy0nTGlxsW0Kg1ls6q1BGnSMMHiOd4/1lusfqH5HM2pZG3SygXWCxhWhzv4jq3Oc8rSkS4EXS9qxx2fKKCGHuLHdBA4HBz3GflAVH0Tbi/xsA4gbcsdWK8ywpaFe3yXsbLLx/ULHrpZSrXhVW0fXwh6uJYEgbS13aDPWGPynEhcOTbV6t2x0H7ShawMfugi8JyqGCvZCc5VIhwxnU28htaAtqSQ9slzbQnp5RKioCNjV2/NQdFFw8wxWHYoM/zJ0p8KeDrE3vECca/5gidywbU7lvjeOqU++ktLxNP1LnyS6xYHCB3R29afEJiEGS0l26S9QaBX3x6923C6GtZ8o+2vRYtK8fu12FxiA6tto2x7J+X6+n1JkAPQC4C6L69iTgeLvrUdhwB+6hR4Jm58p/41iX0kU6zzLxEXlvckLKxoVLF3pf1cdujuzkypjTnuaRxskk5DvMwFKDON1iTP64IoMzC0N7KFzGYyaiS0xSuHwspKLHIWPnqYAz8TWjXsgCpOPSZDmvYbAIitj2x3nxc18+4Z5y9ZAZmqMH8T3He4fYQFNY2SrFXkhWR7xUrY+OCnP0MM+DfqIWelJxCEgjBdX9F2dYobIsiP4X0RdoQVshX/NvdJlXMugs/kJ6WNrspnb4LaLz6c1Gt+bB4ntCnvMJRr8dcP3867t3AV8DUcpFlammFEJ9VsubZYWEttjAvbuoWwLSN4I1/7KWCagR7VYpGNlI9wS1XO6vCg4Y5zVL+9ETLOBUmzo/IMqZjslXOg/zqmv8OaKszH056bl/n9zUUNbYVrVZYamrzDkehHvQTKIvE3+dwv4NZvAqH8+3qvJHEV1vq6SS4VtNscZJXZNP39/9cpCbYeTyelA/ol+kYzpRBz4GRCvcjLLkkpVAqThqjJM685TdMcqLZ5OmNHDlEtzw53i42PTGjxbxpQ7h9Qb0Rssda+JQv3P5re6beeaaD4c94V3xhzN5T48lEs2T51vcMrLK3tj+RBT53fmn4ot/uaASxsqNlD1V4d0rx4dcBMh5CzJs7Nl5qoQ2aHjKJ1Tg3Sr+v35v8QXTZaJsWN4Qb9IwOhQsjGh5P7Nn4VwTYxtp6VfUR2lNVEXAJiQEavmxqwppv0lWejn6yEIoO+ig627QTrf7G1VB3H55ie+XgtrsaKRex0/EZvw7JIb1w3j2KaZDYPl7PV5UOHolpoa65BvQeLurJgyY51beYpgplV9++QSZGSWLdD89WPGz/O0fvWAJWmXEOaKZWL/FZezsTfpwg4AbPtVVZm2nd/bA4BWsnvGCWJzb7gTXuZJPiTC8E7FonmGdr0FutlMaC4Goi+SZ9Q+gSUfIIeL3O/QE9eRIODT/wggStLnIne/I7pbs= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(52116014)(7416014)(376014)(366016)(1800799024)(921020)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 732722lDY1HGdCrvnfvYVUnMkSw/K3QVoQXfiLJ7sIXpHDcEnIK4YQ1wa6VUbDnZYyPpvDjE5fkTOLuP2ioBXI06rCYRi8Po/CezGArDHXhZg+03K+EDOt3kf0nt7NN5JecWLhsNiX/KrKr186g38JgW1c3omhIdbpGt87LWBhFDA2Ypdgjc+VjqcbIehvMs1TVlubIklPbQva9bocEt2oyijYQ/1uMpmOhshnSXXwW+vOhHmvzSfwLRb8vv6btE/RybfnkOSU+M3zPWocpGvv2GcjH39sOIB6vBlBxF3rNcfETg7nvdxDOsQ7C0etSUiEMXdl6LsM9/ZO6fl/xzkFbnPJiGj8473ErWNBY3EhXyiuB7FlCkXk9vdykjPh5AiuP5p98aW/uLvEn5KfCu4qWkM8pRqD/IoaB5KBwkuLU49PnRMm/QLjfcBQtieOq2p2sC9D6/dJn15+XAuY7uIqf3r9Z4PXWKO+eaFXO51I4XuTSYTDv3ctRoEYdsaacQxU+2Ow4jjVJK5zSd48G0tzzEwiG1OHrDx6K7rTQJnPmD9u+MKAgSqllOpTLm2Ewh3ZsJHl2/WcpamiAVwxkq7kwoejRzdR14Alc6jP9GZ2sbe6Toem53Kr6mKLGNmk85z7WkpW4UAVTrOJPAAtNG/G6Y4+KpCpDAI+1JOuWre0j1gSDc7Gq9n9S84tsdMIjBKVeoOtvHhTnlW+tJc2YDgFWj2Y3eaC8eBoKbRWC8zwUHBxv3q8QpCBtE18VBIFdsUcwLFqyBbF44ZJuMB+adYO6wFXBftlHSjFX3L2HXeYK6IElM1Nlw9qTfx31wKITdPJI5Ggk97Qp9tmuKCfWxhVBN1iFqIFFtKBNLzBOCyZNwSWdhO5aTyIyPHkentZm1F6VdtB+5RjdQbOlyByzkmCMRLfEIu3vNkhF9lZy77I1W5IROw58ONnFqE6f4uDBXKWPMOp9bRH+S7HQgxT/UrWfl16csv1x4beKSMn1KiaHMyD1IIM0w+gvKljHW2Dw+ITO2uuBMoi16orCm20PwlC444xzj5k3lvJlWdqcvs5wKn1qRb5vuuZmIsCg/4C9U0rtaJxHA1nZIO1F68Vl4AzbU/EHVxrw1634Q3DbgkGGlLG69V+vsu1Wk05FQ3LjjkbPa3G/KOerxDjoEhjq05bfnWEj0lytsQaCQ7avmwp5nh45cVtVSIPlr8VL4f9STLFZrE2WwlUPJo/YXImdgXkYWNh13aHmfKAXlBcH2pt1+x3ftYO8RtTwKZv5eGeXGS0PxSQwJus7ncg6RYL+pve46PdwblxEEi5CN7po3x4Gh6dpDqeLwWus2KCS94Ow0vCjB1OZFkgU8kN+lDp+WuUpcDPuxdc7CbZrcMotfUpdd0iv1WihEzdZe8iYB9QtrrEjaLHoqHZTfF8imoIHnz+e+3NQ4ITJivjArp+7aF15vwcEm8uzEhYAKWYP81X4EelZSEB0H0bURonbe+clF3EQiXPBK4Ra9JIEhXtMf6AuF9U3JFF9zVNv4mYJwTnm4/Gp5cir+dVG6lMAL9t9/RfBud0Da7e9MuFBiULRD10WngEy+W6iq/rMCxwQkqWVf X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8e0af5a0-d64e-4316-7445-08dce3238661 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2024 20:48:10.0571 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: AlZgRoBalz9UJycmZb3GtgMM9+ZdjjXK2BDJyMQ2kCD9pmJWKocfB1JMaqw8HQ/Bsi9eLqGw04APc8wvE7rhWQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9454 From: Richard Zhu Add PCIe support for i.MX8QXP, i.MX8QM and i.MX8DXL. Signed-off-by: Richard Zhu Signed-off-by: Frank Li --- On going discussion: https://lore.kernel.org/imx/20240930-pci_fixup_addr-v3-2-80ee70352fc7@nxp.com/ don't affect this dts. This work for with/without above patches. --- .../boot/dts/freescale/imx8-ss-hsio.dtsi | 123 +++++++++++ .../boot/dts/freescale/imx8dxl-ss-hsio.dtsi | 52 +++++ arch/arm64/boot/dts/freescale/imx8dxl.dtsi | 2 + .../boot/dts/freescale/imx8qm-ss-hsio.dtsi | 209 ++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8qm.dtsi | 2 + .../boot/dts/freescale/imx8qxp-ss-hsio.dtsi | 41 ++++ arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 2 + 7 files changed, 431 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi new file mode 100644 index 0000000000000..bf05cae05d27a --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi @@ -0,0 +1,123 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + * + * Richard Zhu + */ +#include + +hsio_axi_clk: clock-hsio-axi { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <400000000>; + clock-output-names = "hsio_axi_clk"; +}; + +hsio_per_clk: clock-hsio-per { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <133333333>; + clock-output-names = "hsio_per_clk"; +}; + +hsio_refa_clk: clock-hsio-refa { + compatible = "gpio-gate-clock"; + clocks = <&xtal100m>; + #clock-cells = <0>; + enable-gpios = <&lsio_gpio4 27 GPIO_ACTIVE_LOW>; +}; + +hsio_refb_clk: clock-hsio-refb { + compatible = "gpio-gate-clock"; + clocks = <&xtal100m>; + #clock-cells = <0>; + enable-gpios = <&lsio_gpio4 1 GPIO_ACTIVE_LOW>; +}; + +xtal100m: clock-xtal100m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <100000000>; + clock-output-names = "xtal_100MHz"; +}; + +hsio_subsys: bus@5f000000 { + compatible = "simple-bus"; + ranges = <0x5f000000 0x0 0x5f000000 0x21000000>, + <0x80000000 0x0 0x70000000 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + dma-ranges = <0x80000000 0 0x80000000 0x80000000>; + + pcieb: pcie@5f010000 { + compatible = "fsl,imx8q-pcie"; + reg = <0x5f010000 0x10000>, + <0x8ff00000 0x80000>; + reg-names = "dbi", "config"; + ranges = <0x81000000 0 0x00000000 0x8ff80000 0 0x00010000>, + <0x82000000 0 0x80000000 0x80000000 0 0x0ff00000>; + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + #address-cells = <3>; + #size-cells = <2>; + clocks = <&pcieb_lpcg IMX_LPCG_CLK_6>, + <&pcieb_lpcg IMX_LPCG_CLK_4>, + <&pcieb_lpcg IMX_LPCG_CLK_5>; + clock-names = "dbi", "mstr", "slv"; + bus-range = <0x00 0xff>; + device_type = "pci"; + fsl,max-link-speed = <3>; + interrupt-map = <0 0 0 1 &gic 0 105 4>, + <0 0 0 2 &gic 0 106 4>, + <0 0 0 3 &gic 0 107 4>, + <0 0 0 4 &gic 0 108 4>; + interrupt-map-mask = <0 0 0 0x7>; + num-lanes = <1>; + num-viewport = <4>; + power-domains = <&pd IMX_SC_R_PCIE_B>; + status = "disabled"; + }; + + pcieb_lpcg: clock-controller@5f060000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f060000 0x10000>; + clocks = <&hsio_axi_clk>, <&hsio_axi_clk>, <&hsio_axi_clk>; + #clock-cells = <1>; + clock-indices = , , ; + clock-output-names = "hsio_pcieb_mstr_axi_clk", + "hsio_pcieb_slv_axi_clk", + "hsio_pcieb_dbi_axi_clk"; + power-domains = <&pd IMX_SC_R_PCIE_B>; + }; + + phyx1_crr1_lpcg: clock-controller@5f0b0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0b0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_phyx1_per_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + pcieb_crr3_lpcg: clock-controller@5f0d0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0d0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_pcieb_per_clk"; + power-domains = <&pd IMX_SC_R_PCIE_B>; + }; + + misc_crr5_lpcg: clock-controller@5f0f0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0f0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_misc_per_clk"; + power-domains = <&pd IMX_SC_R_HSIO_GPIO>; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi new file mode 100644 index 0000000000000..f3104e205ae89 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi @@ -0,0 +1,52 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + */ + +&hsio_subsys { + phyx1_lpcg: clock-controller@5f090000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f090000 0x10000>; + clocks = <&hsio_refb_clk>, <&hsio_per_clk>, + <&hsio_per_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx1_pclk", + "hsio_phyx1_epcs_tx_clk", + "hsio_phyx1_epcs_rx_clk", + "hsio_phyx1_apb_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + hsio_phy: phy@5f1a0000 { + compatible = "fsl,imx8qxp-hsio"; + reg = <0x5f1a0000 0x10000>, + <0x5f120000 0x10000>, + <0x5f140000 0x10000>, + <0x5f160000 0x10000>; + reg-names = "reg", "phy", "ctrl", "misc"; + clocks = <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_4>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names = "pclk0", "apb_pclk0", "phy0_crr", "ctl0_crr", + "misc_crr"; + #phy-cells = <3>; + power-domains = <&pd IMX_SC_R_SERDES_1>; + status = "disabled"; + }; +}; + +&pcieb { + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + interrupt-map = <0 0 0 1 &gic 0 47 4>, + <0 0 0 2 &gic 0 48 4>, + <0 0 0 3 &gic 0 49 4>, + <0 0 0 4 &gic 0 50 4>; + interrupt-map-mask = <0 0 0 0x7>; +}; + diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi index 7e54cf2028580..76de3db8b9423 100644 --- a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi @@ -237,12 +237,14 @@ xtal24m: clock-xtal24m { #include "imx8-ss-conn.dtsi" #include "imx8-ss-ddr.dtsi" #include "imx8-ss-lsio.dtsi" + #include "imx8-ss-hsio.dtsi" }; #include "imx8dxl-ss-adma.dtsi" #include "imx8dxl-ss-conn.dtsi" #include "imx8dxl-ss-lsio.dtsi" #include "imx8dxl-ss-ddr.dtsi" +#include "imx8dxl-ss-hsio.dtsi" &cm40_intmux { interrupts = , diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi new file mode 100644 index 0000000000000..6494f55d33f85 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi @@ -0,0 +1,209 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + * Richard Zhu + */ + +&hsio_subsys { + compatible = "simple-bus"; + ranges = <0x5f000000 0x0 0x5f000000 0x21000000>, + <0x40000000 0x0 0x60000000 0x10000000>, + <0x80000000 0x0 0x70000000 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + + pciea: pcie@5f000000 { + compatible = "fsl,imx8q-pcie"; + reg = <0x5f000000 0x10000>, + <0x4ff00000 0x80000>; + reg-names = "dbi", "config"; + ranges = <0x81000000 0 0x00000000 0x4ff80000 0 0x00010000>, + <0x82000000 0 0x40000000 0x40000000 0 0x0ff00000>; + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + #address-cells = <3>; + #size-cells = <2>; + clocks = <&pciea_lpcg 2>, + <&pciea_lpcg 0>, + <&pciea_lpcg 1>; + clock-names = "dbi", "mstr", "slv"; + bus-range = <0x00 0xff>; + device_type = "pci"; + fsl,max-link-speed = <3>; + interrupt-map = <0 0 0 1 &gic 0 73 4>, + <0 0 0 2 &gic 0 74 4>, + <0 0 0 3 &gic 0 75 4>, + <0 0 0 4 &gic 0 76 4>; + interrupt-map-mask = <0 0 0 0x7>; + num-lanes = <1>; + num-viewport = <4>; + power-domains = <&pd IMX_SC_R_PCIE_A>; + status = "disabled"; + }; + + pcieb: pcie@5f010000 { + compatible = "fsl,imx8q-pcie"; + reg = <0x5f010000 0x10000>, + <0x8ff00000 0x80000>; + reg-names = "dbi", "config"; + ranges = <0x81000000 0 0x00000000 0x8ff80000 0 0x00010000>, + <0x82000000 0 0x80000000 0x80000000 0 0x0ff00000>; + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + #address-cells = <3>; + #size-cells = <2>; + clocks = <&pcieb_lpcg 2>, + <&pcieb_lpcg 0>, + <&pcieb_lpcg 1>; + clock-names = "dbi", "mstr", "slv"; + bus-range = <0x00 0xff>; + device_type = "pci"; + fsl,max-link-speed = <3>; + interrupt-map = <0 0 0 1 &gic 0 105 4>, + <0 0 0 2 &gic 0 106 4>, + <0 0 0 3 &gic 0 107 4>, + <0 0 0 4 &gic 0 108 4>; + interrupt-map-mask = <0 0 0 0x7>; + num-lanes = <1>; + num-viewport = <4>; + power-domains = <&pd IMX_SC_R_PCIE_B>; + status = "disabled"; + }; + + sata: sata@5f020000 { + compatible = "fsl,imx8qm-ahci"; + reg = <0x5f020000 0x10000>; + interrupts = ; + clocks = <&sata_lpcg 0>, + <&sata_crr4_lpcg 0>; + clock-names = "sata", "sata_ref"; + /* + * Since "REXT" pin is only present for first lane PHY + * and its calibration result will be stored, and shared + * by the PHY used by SATA. + * + * Add the calibration PHYs for SATA here, although only + * the third lane PHY is used by SATA. + */ + phys = <&hsio_phy 2 PHY_TYPE_SATA 0>, + <&hsio_phy 0 PHY_TYPE_PCIE 0>, + <&hsio_phy 1 PHY_TYPE_PCIE 1>; + phy-names = "sata-phy", "cali-phy0", "cali-phy1"; + power-domains = <&pd IMX_SC_R_SATA_0>; + status = "disabled"; + }; + + pciea_lpcg: clock-controller@5f050000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f050000 0x10000>; + clocks = <&hsio_axi_clk>, <&hsio_axi_clk>, <&hsio_axi_clk>; + #clock-cells = <1>; + clock-indices = , , ; + clock-output-names = "hsio_pciea_mstr_axi_clk", + "hsio_pciea_slv_axi_clk", + "hsio_pciea_dbi_axi_clk"; + power-domains = <&pd IMX_SC_R_PCIE_A>; + }; + + sata_lpcg: clock-controller@5f070000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f070000 0x10000>; + clocks = <&hsio_axi_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_sata_clk"; + power-domains = <&pd IMX_SC_R_SATA_0>; + }; + + phyx2_lpcg: clock-controller@5f080000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f080000 0x10000>; + clocks = <&hsio_refa_clk>, <&hsio_per_clk>, + <&hsio_refa_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx2_pclk_0", + "hsio_phyx2_pclk_1", + "hsio_phyx2_apbclk_0", + "hsio_phyx2_apbclk_1"; + power-domains = <&pd IMX_SC_R_SERDES_0>; + }; + + phyx1_lpcg: clock-controller@5f090000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f090000 0x10000>; + clocks = <&hsio_refa_clk>, <&hsio_per_clk>, + <&hsio_per_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx1_pclk", + "hsio_phyx1_epcs_tx_clk", + "hsio_phyx1_epcs_rx_clk", + "hsio_phyx1_apb_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + phyx2_crr0_lpcg: clock-controller@5f0a0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0a0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_phyx2_per_clk"; + power-domains = <&pd IMX_SC_R_SERDES_0>; + }; + + pciea_crr2_lpcg: clock-controller@5f0c0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0c0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_pciea_per_clk"; + power-domains = <&pd IMX_SC_R_PCIE_A>; + }; + + sata_crr4_lpcg: clock-controller@5f0e0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0e0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_sata_per_clk"; + power-domains = <&pd IMX_SC_R_SATA_0>; + }; + + hsio_phy: phy@5f180000 { + compatible = "fsl,imx8qm-hsio"; + reg = <0x5f180000 0x30000>, + <0x5f110000 0x20000>, + <0x5f130000 0x30000>, + <0x5f160000 0x10000>; + reg-names = "reg", "phy", "ctrl", "misc"; + clocks = <&phyx2_lpcg IMX_LPCG_CLK_0>, + <&phyx2_lpcg IMX_LPCG_CLK_1>, + <&phyx2_lpcg IMX_LPCG_CLK_4>, + <&phyx2_lpcg IMX_LPCG_CLK_5>, + <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_1>, + <&phyx1_lpcg IMX_LPCG_CLK_2>, + <&phyx1_lpcg IMX_LPCG_CLK_4>, + <&phyx2_crr0_lpcg IMX_LPCG_CLK_4>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pciea_crr2_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&sata_crr4_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names = "pclk0", "pclk1", "apb_pclk0", "apb_pclk1", + "pclk2", "epcs_tx", "epcs_rx", "apb_pclk2", + "phy0_crr", "phy1_crr", "ctl0_crr", + "ctl1_crr", "ctl2_crr", "misc_crr"; + #phy-cells = <3>; + power-domains = <&pd IMX_SC_R_SERDES_0>, <&pd IMX_SC_R_SERDES_1>; + status = "disabled"; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi index 3ee6e2869e3cf..ac9064a949d82 100644 --- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi @@ -594,6 +594,7 @@ mipi_pll_div2_clk: clock-controller-mipi-div2-pll { #include "imx8-ss-dma.dtsi" #include "imx8-ss-conn.dtsi" #include "imx8-ss-lsio.dtsi" + #include "imx8-ss-hsio.dtsi" }; #include "imx8qm-ss-img.dtsi" @@ -603,3 +604,4 @@ mipi_pll_div2_clk: clock-controller-mipi-div2-pll { #include "imx8qm-ss-audio.dtsi" #include "imx8qm-ss-lvds.dtsi" #include "imx8qm-ss-mipi.dtsi" +#include "imx8qm-ss-hsio.dtsi" diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi new file mode 100644 index 0000000000000..47fc6e0cff4a1 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + * Richard Zhu + */ + +&hsio_subsys { + phyx1_lpcg: clock-controller@5f090000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f090000 0x10000>; + clocks = <&hsio_refb_clk>, <&hsio_per_clk>, + <&hsio_per_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx1_pclk", + "hsio_phyx1_epcs_tx_clk", + "hsio_phyx1_epcs_rx_clk", + "hsio_phyx1_apb_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + hsio_phy: phy@5f1a0000 { + compatible = "fsl,imx8qxp-hsio"; + reg = <0x5f1a0000 0x10000>, + <0x5f120000 0x10000>, + <0x5f140000 0x10000>, + <0x5f160000 0x10000>; + reg-names = "reg", "phy", "ctrl", "misc"; + clocks = <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_1>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names = "pclk0", "apb_pclk0", "phy0_crr", "ctl0_crr", + "misc_crr"; + #phy-cells = <3>; + power-domains = <&pd IMX_SC_R_SERDES_1>; + status = "disabled"; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi index 0313f295de2e9..db21c6d64f24d 100644 --- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi @@ -323,6 +323,7 @@ map0 { #include "imx8-ss-conn.dtsi" #include "imx8-ss-ddr.dtsi" #include "imx8-ss-lsio.dtsi" + #include "imx8-ss-hsio.dtsi" }; #include "imx8qxp-ss-img.dtsi" @@ -330,3 +331,4 @@ map0 { #include "imx8qxp-ss-adma.dtsi" #include "imx8qxp-ss-conn.dtsi" #include "imx8qxp-ss-lsio.dtsi" +#include "imx8qxp-ss-hsio.dtsi" From patchwork Wed Oct 2 20:47:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13820364 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11011022.outbound.protection.outlook.com [52.101.65.22]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D72A9217311 for ; Wed, 2 Oct 2024 20:48:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.22 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902099; cv=fail; b=nkzc2pQrXJovtiVXJoqsjG+jCBElEm1k/AeLtuXN9eqniLu2oEbiwJzKfmiYaZXcSqxGvPOpgT9asuflzIvPe0XQ0HeN5Vc246OHqs9nlZxstUY8VHU1As4owD0F2jBzJo67ZJMcHLHPZ/+s3RURpu4qhyNzwagH+kkKfdHF8H0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902099; c=relaxed/simple; bh=OqHPofx4YtRsPP5wkQme02rGCdVBVWQ/+2Bp1lv4uC0=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=Vr+eEWbY8o89GRrEupG/a97PXqX73xgIQIqgO4hKcW41wFQl3HYnKzmlAVQp3c1Fbv7g2ctTi67rQNoGc2WGVP14X7a+sWAjmpQlWns8FN06r7LDkySo/WRz08a1cg+cml/NIo0xtUhqT4kaFXIElfqQLpTQqjKHTyMo6z8/cko= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=k/BwoJTd; arc=fail smtp.client-ip=52.101.65.22 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="k/BwoJTd" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=BZ/7pwPrDy0+5UWaKbGzhWr0qQNgmJWu+gVnirBV+iStVxsiGw0cA86jokh1AaD7+dn/ChvhDfBOeihiXaCiDCubHxnu+G1PEOKds7YEUfP2xSHRa4vXL11p0+og8EiHgRM2Ibj6rRxptlOMC24pTrnt6kbNyOufOMRMVU+njQB0PsJFTbtpXxMf9epP248YXePK3Z+HU3mBjjofbzLWYb1MET0J9/++V6CHxYELuvG0p95nUgvxYkISKytEWg4ewrEx5uWG/jEQFFi7nYMWU3kwukUxI1FmGLFo3Gs7/lT6LgPtIMr0AcNBL72Ft8QSfFs4DfI6etcPDT9sEN1M4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=OkaMU690Wr870eGwA73ZRI7FupnpdplJlYe30oJZEuA=; b=WKQQOBwdzLbspm06rZ8MXEbFZkMmp/zSoyhieVEXN6wVFFrEEt4RLVLrpkPTelUBtECjYoKcjl9lhlSb3MJOYufcgj5QeNppjQX/+uSEZ/aaRjHKiyX4Gj4kmV1xx7gDVpWh3+5XcuHDqeeyd6uEuV6T/zV7HXPspOYR8TjmMcCSHu9PToS/qo6OCpxUQxQyMxdNki6E1ulRgo93B3dL3VC/pq3rxzou5Rn1ng+otCqNAqdwGNnRpj7oOi3GsEEbYg7WyJGo/nE6oQMUIxoUELgM1WnTRD+v6ze6ZcqGcG3B14EddjuYgdEXnf9BGVOZcUFR1n5gM2+ni+qE6FHK1g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=OkaMU690Wr870eGwA73ZRI7FupnpdplJlYe30oJZEuA=; b=k/BwoJTdICTPNfOBQVN6j1nELKgSKKTopXI1eOC7dCtX6NsUfTBQ5pEwTQuaXTwneFDiaFLI16AGpaAj73xq3kFn9S10jZ4m8RsgSM2tqiRSUn7mFblnGBStyc+RkjVXO8c6y5Ku5A//1NvLq1IPr3mIn4lUGIPUqzuW/khs6l9PfRlv7wfgF2I7BPA0ZyU8l7SLpjt+L/PZylYlsVpNMFadAp24kVTk/dN7UDwfSHahaxmVvQF/FZ84ci4skaDK1Qv7OHsu0nxFD+gVS+PnSzRXvRMIaUKTdVGC2IRPuNx2ekHc6esL/jW2PFONHT9x08AGOt0oVO/dAk8Is/DG1Q== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by AS1PR04MB9454.eurprd04.prod.outlook.com (2603:10a6:20b:4d9::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Wed, 2 Oct 2024 20:48:13 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8026.016; Wed, 2 Oct 2024 20:48:13 +0000 From: Frank Li To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), imx@lists.linux.dev (open list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 2/4] arm64: dts: imx8dxl-evk: Add PCIe support Date: Wed, 2 Oct 2024 16:47:46 -0400 Message-Id: <20241002204750.597337-2-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241002204750.597337-1-Frank.Li@nxp.com> References: <20241002204750.597337-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0048.namprd05.prod.outlook.com (2603:10b6:a03:39b::23) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|AS1PR04MB9454:EE_ X-MS-Office365-Filtering-Correlation-Id: 7763b5f7-f20a-4bae-6f44-08dce3238874 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|52116014|7416014|376014|366016|1800799024|921020|38350700014; X-Microsoft-Antispam-Message-Info: YN3wfaJY1EMwOdn7BBrNos152uPGzAR50Wczn659Ya65syyX6vOzSTmCsmRYUFBu7RgcvIVia3adz8HmgBonXrPagCNj4a8xxtdq4UpdmRJhtl19QmcUavxboLqbxUffhAGHVw/m0ZnQHSdZJDVhN3e+ljYNs12s0KYXZDs2ht4xN566A9UEBl0j+DSG2k5ZXS3WXI1SljmeyM2M1/Kw1MWxfQvMFK1uoq4KvvjV7OKZDgXtt4ZyvLx3k5tN480DigRuAfVlYxF4auHVcaZCt63dCSsi1bhEpOHuSHR6odIuEi7BVlkJiILtRFdOtwCJbmf25uHaOuxUeWRp+XpNj9l+QmrW1Epr+OCweyjOvTXxBwZAFADjGlmYrXqLj/p03E7A+dFZI48MT3pyd0enWhCFOY6uLZtqMZrc/cOenc9N73SQoSU4rUPo9bc3sc07D7FQpjkb8gzSIHTYUM5q75tQqchhzbsY9WjrpLlgK80iv/TVaaSyHVrvdkXaBZZzRKFcuWnDYYQmA8Sgmz4ElM8URSBJ8kKyjZZp+pZOFHfUmv/nIuu3xRaaJEO+y18OVHe/w2uP1yn3/ItvJzBhEA72I8l9exjlUedQvZqAiM+PZr9zmyV+/lOR1blkCGZIgsgchGp8nab6kHU5CZZ67Ge62lowapyps72m6kJO5kVoLeJ1Negc3i391dz1bELnF3Q6gO3nz6EEkGXqUnc2uGLA3lwDWZBOZdnL3Dh60GGEqVw6OS4s54f6RcijyeWTK1W5fdMypWKfjN5OQA4UZ/C9DykovaIf661beg1FWN1CH6urA+IiSu6FKC7vM9fGndxbC36fH86Hrgm22NcpDxxV7Bzlqaqo54dakjsHF91QshGnxw95jNMhE6w8t9kt5t111udEUK5IRl1AJ6/dFdSb+/A/cghj+NTuYcV385/ed6r+0JkIQaObkpaN+38OaZyyZcvO4fvb5OQWfg/xfgiGcAXhR4z/HtyJs8cYOYAMWNFR410hDmjbb4QeHDRW9f4UaBx9h93V+laNTdq+TnCeb2kbNSTZwWa6ozKTCOw1oYCPTXs4GbjIfNtb9E3dWhtuCmYQXEqqT27vl34Nky5M+2h980EYmvotUkF7HLMp6po6vpTR7kqQjd12EASrkvJBagTep4okisH9/LPiMEJHA8xQHIqX46fRtIjh2J9cIzqElX3EJ8EhWp4oVyEDM5TF1U/j1Nbf7N6hqID7nkQLR8PXY17/xpxvbTPndsZk7AY1cHdcwjoH9SG6avvGsofqHpmbWKAh7AzDMjZI+XsY8aKp5/c3wZsHrwJc3VG1Y//Vz5Cfrs+Kk3B+vNXxFdlXvmwfxB0DajFuNFYxw2k7B6J8Bnz+CwpEXkBTwak= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(52116014)(7416014)(376014)(366016)(1800799024)(921020)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: jyEShZ1bplxjd/+uIsiQMQOwJ84vZyFVcahAxLeFLHNZr1rjQLnsWKZe5rTqQep8KdcZrmXCf75ioHUb1v5aM5I693kWcaN5AMhTCYE5I1KBrFAIc3FyI0VuE17uLZBHVcPLzwGmR8kCQlcbI6vurVzWmnSR8eTEBsOuJzwdrKsiATq1HxL76sKMcJb0WwzenIKERVUevgLbQTJrgioylWsygoZHumUmCxBmy+4089NGLgomMZ/tvIH3mDN//jaHXWKeeDOeeQTxMiScqiCXHPtRy/h2V+6kW03vgB6cUIu10SB6DZyBCsJqeffOISBLJoZ4mDJy4Mb2ldoXLn9d4rdVbY/z0BwNXBJzEZAr2L0IFdkyXCrL7w5ES0HdSBte84Kcg0fIZq8tjhZIlSnBlUGfrUnzmM29iv0GHuYsKI277TxT5pSDQw/aYiApnjDbPPAr6kN75+ZOq3MMgHOBljREbEAyrrr5ILo6kdH0a1joceF36QqEjxxph/SS4Gi1xT/EFzRAuhkauQhRgxnn9oPfdENQJBw2RWYhUK09dPtp+jDnoewACAXx/+eQa8MkyaW+8v2uXk4Z2SpaAmNXCc3OgukzUVD7r+upXoC3d8JQwQgfMtNmG28XLSn8EJQKGnqM2eR9C6VHjfHX3Ydj/jum9NL+7wJig+byfr1TleLnH8qf4dp0GwHUetIFf2+7FixKcz3LupzyaKBmBqpRA1RBELjsJAzESZfpEL0LRq+v27hyk4FoR6ct6ZE8jJ4toj0MkiXL7+uSiA/LxXsPbK2/M1DdR3R/D3SMHXLrt2SAgoP4RaRSqtPwpG0gvyUhpd/Kez7puFGI6KSG5P3wWHwOjYDiwS04YxBjL5JnE6E4XLE5JmFJezGeQf8y0kEPfxW1AzNGbJMrVKTNjrDYXakuZVtuZNM5JydEXDf1WJR/hOxqmsCbahSYyTWEBdLPAlpSFtrm0YeMImY0b2bJizeZ3x80gq2i5a68HYy838MvfYIORs/zlL88CaWySaLVIdydMz4/PROVl/bqPBtVy3nSXk/e68v7cmGjoG4C7LMZ9WCZzLnPtRDTGzrXQL0/zphJZsxSisonjBJl9EttTYHApCbmzolMGxEoZfj47pPoYkAeI1F5IJePiqwRyUaAI7ceyu1shVZzXFn0elTderW5Zn/2CuczzFDp4jzTncIKgNM5wA/5lciGHurrn4bUr+Zaskwueocz/yJiqu7GDBv4u0/faFPnfM3uMrqeK2Mfcz5OT7yZhBEiBWbJX7anbvEOKNmCehOdmSXOraUu4n8Wf+XaHVwgIkZN3tMqMfc9ctbmgDGnfkaRqNyKr9CheW+vh4BywlkhxzLalLzhSxoO5Mdwv7s6nJIOKQU9b6JixDuNMXPcEXpmt8lllsAayjj33Of1FxQjTDmmCb9+PnuikKHwGQyJ82nM3dw55R61Qc3NiawTfcBAR2JRf+z/6sfwtQ0m1i7B/1BdbeRYedGoXPnlYasg3cDs4+oRW1T6XfD9CYj1I/CBjDBKNB9joyAv+Cts7I48HW7IZVXsn0PeBa/YpTXKhEcccQXtO5kyMLRiM5T8VltK5aqznE1L X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7763b5f7-f20a-4bae-6f44-08dce3238874 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2024 20:48:13.3859 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: G7AfoXb7TNbJVHx+avUNYF2NwkucXjW/tHSPO91pDqwpQ/Bm35LrMVCJXehnkMjJie5fQ1D/rDCbWh631z6Nbg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9454 From: Richard Zhu Add PCIe supports on i.MX8DXL EVK board. Signed-off-by: Richard Zhu Signed-off-by: Frank Li --- arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts index 4caaecc192277..5ded27a26097b 100644 --- a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts +++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts @@ -182,6 +182,15 @@ mii_select: regulator-4 { regulator-always-on; }; + reg_pcieb: regulator-pcieb { + compatible = "regulator-fixed"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "reg_pcieb"; + gpio = <&pca6416_1 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + bt_sco_codec: audio-codec-bt { compatible = "linux,bt-sco"; #sound-dai-cells = <1>; @@ -567,6 +576,12 @@ &flexcan3 { status = "okay"; }; +&hsio_phy{ + fsl,hsio-cfg = "pciea-x2-pcieb"; + fsl,refclk-pad-mode = "output"; + status = "okay"; +}; + &cm40_intmux { status = "disabled"; }; @@ -585,6 +600,16 @@ &lsio_gpio5 { status = "okay"; }; +&pcieb{ + phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pcieb>; + pinctrl-names = "default"; + reset-gpio = <&lsio_gpio4 0 GPIO_ACTIVE_LOW>; + vpcie-supply = <®_pcieb>; + status = "okay"; +}; + &sai0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sai0>; @@ -868,6 +893,14 @@ IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B 0x06000020 >; }; + pinctrl_pcieb: pcieagrp{ + fsl,pins = < + IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 0x06000021 + IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 0x06000021 + IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 0x04000021 + >; + }; + pinctrl_sai0: sai0grp { fsl,pins = < IMX8DXL_SPI0_CS0_ADMA_SAI0_RXD 0x06000060 From patchwork Wed Oct 2 20:47:47 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13820365 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11011022.outbound.protection.outlook.com [52.101.65.22]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E3D66217321 for ; Wed, 2 Oct 2024 20:48:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.22 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902101; cv=fail; b=uTeyCrIYy59RrJFMmaJT2iO/G7b6pifQ5S8n9ebhta4rKwDJDUIlAyr1vx2qMWjRwBIWJbt49C+heGZgiqlpNwdXKOVcXtvO2fgJBHzB+hWzjkDtqBqO31HAgVmsdg3IhTtC4kSrSKgXSjZduLfofidAhhOrvdtkH/0w4HoBCtE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902101; c=relaxed/simple; bh=0nFQvWAIPyR7GC7XD2bTUFLzd3FupB+yXrn6n2au1g0=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=EfheWhNtlzu398TaW2d/7y/V8M09jtz5CoxWmkY6KUsbnDZgPYJ0v7aW3gLLdj8M4yd1Vfm8mTYVK5lWPwYhJOYIAZ22AF8VuL/DUEg9gPQwxjEUUuWE+MAUQKM7IMek2kPs/UyrX9oDPt5BrOcIibqXEMro518oHpco6kd+ErU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=DO2WgtEL; arc=fail smtp.client-ip=52.101.65.22 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="DO2WgtEL" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Ae1+AfP3j/K7QddmgIuHLdrMjfI5C25GSFrT6Ys8U1HeI8LttLWmYXkMBQcsk35AwjiyuDU/fkhVILYde4JfU9HcZZ+FG7Bg7B6BHmTZJ0H+UQ75Y/8hTfyqYaeexKXcVyXwup63x95wchcY/5gy083H69IFm1jh4qHIAP5lvlSi70Wvvcz6uYkWkYNf5mBc1fK+qGzVuMIG4dCweFkCDIegTexNReJimgNaPUc6vPZDb0+Uc1+AMkmBXNZMDOrkVwQTYBTBwb1g9gZ9P87wFFUp5TN4GWsngOUbzmQCWN7FWpnYLaXw2OBecd529aawFfLD/FBritEFFw0/gDkdlg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZI4zlyTDdt8mx6v608QR1MmWbS4HnSbbjkzUd0Gk0/g=; b=Ia1LtJjYladZUvcx84RsAZz2xzi/80hhydAJfpZLDavOATnZ73xRI9FMIfTGES+7GuQgrw4hmfyYr0TbuOQKmcSuZ+EsscoS4au2n7vbFfWS1Vk2/iJP1GnFy6RPOky1eyeB0jwRhr2M2RgQ5rzrqvM//827yK1u08h4ZKTGumLcYFj+1MRJg8qFxLf/QfeQRRKmxlvd0OkGZrFnz9VXtx1oW9vardAZNYMh6XgahqtVsl4ur07zpi1VnSlHWG9VbPtSzx9OVqzd0E6hhfmPmWxYTvM2Sw+6/jESrIKaiFS1uJmOkyQpmcsRyyWY+Dp+seXjyuHcZYS6yYwCA7FT0w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZI4zlyTDdt8mx6v608QR1MmWbS4HnSbbjkzUd0Gk0/g=; b=DO2WgtEL0NlqDUT5/3ZgXUJEw3Eqm1wfWbHE5gsMJcMkSpRMnZKapcBYUjQtrPQAay+nbmw45iv21qRHid9xXFwt4oVeKn/nb0LD+lIsOLClgcRYLDIO8CjGcjN0L4nPERB14PTr8QqG7/qmM5TiUcqn4Fk+5YHaFg0skLqF0JYpZHHSzsEcIyuW1+VJXRw0Ig0aRJXECayigOY8709cu2+0Uu8uUhk76fijGsZDsmeBtqazQvO+LLZu5Rl5doOZwlvKdrIq4mAj98bCs1/BEYGyIh9VPoYKeDpvDqN596IOK3rwWUs31JuzZdXeqdQQcEnlnK49AsrKTcQqo3pSpw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by AS1PR04MB9454.eurprd04.prod.outlook.com (2603:10a6:20b:4d9::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Wed, 2 Oct 2024 20:48:16 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8026.016; Wed, 2 Oct 2024 20:48:16 +0000 From: Frank Li To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), imx@lists.linux.dev (open list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 3/4] arm64: dts: imx8qxp-mek: Add PCIe support Date: Wed, 2 Oct 2024 16:47:47 -0400 Message-Id: <20241002204750.597337-3-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241002204750.597337-1-Frank.Li@nxp.com> References: <20241002204750.597337-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0048.namprd05.prod.outlook.com (2603:10b6:a03:39b::23) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|AS1PR04MB9454:EE_ X-MS-Office365-Filtering-Correlation-Id: 3e52f990-0294-4ce9-56d0-08dce3238a6e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|52116014|7416014|376014|366016|1800799024|921020|38350700014; X-Microsoft-Antispam-Message-Info: yv8Z1SjqZqxa/WA2oVWbI7WfYDobGdS/h5lUWAFCfvP2/gS7dnx0paoapJzMjLvYoHgOtSOsNyvNv1bhRbFeKNSn2uuffyXo/RPnlh2ibKYzHbBcFdt1Fvqi3kVr6vebDyUZeQeVLDjSYDFI/InLKRXj8fY43/hDvKd9kwSrgtbpNXNtex4EFk+e7CBwFWF4NjDulXmfItMDfcXRsnfy21cBQtk/XbMJubMloQqoJQFMQau7sNjSZcevbvQUQX6zyLwdt36zQhBxatxzuKYVXkZmkhpjWPhYTmnPRtwHkwRxvFFlR5TMbbSTNp3Pkl586AOzp4qookf4shYwlqOrArItnnZXWDVIzMC8o5D2FCl8vKAS8w04DzQR3D5suDGIPU4Ug8zQ7W3V4Cfg8XPy97U3u20ZwkGvp9nabkjsfhpQmhYP9ECEGqSgqG9uoM96D5CwshZ2YDUc7zyGXy3DmKbSSNGUm8Dlp7w+u8WGsZUVM8DPn+W4cot+FSWrpUydi5Gm4e1SViL6tJoPHa/AJ60UuZpiqxrxHnqCLBCB/dUyI6Q4+y2a9wOhnKpEdz902cVMJwEUQ7+XqKadQQruazeHh3uG+Ado147xvsoR6yhkkrdYn1sdTBm2cNKXT20oL0QqY6Fu9PERDxzipkkpjXtGkf/SN/tPfG7cCgtHnezb8egS2ZsYZpCfhfbOAKSkJbN/OaOjFPAqsCWhR1uFz7lvGjdPeE38sy7ZF2Q93QL23oWV8EIYklb0A4w2xpwdLErzTuv5CEetVSP/gBvpsxW46KwwD3XASih+FcBgy8N4ba7xV0qaostcD68Lzeq7xTClHCZgRZlo3E0L/OfoCGVNvpr06N5hcyWdgLUbQ03upW8QzxPsyXMhdqNM3/Nl7+ghiTJQq9ccoidQr9VFWrtPMP7uxM76VgUQBKHfxlw8nC3EdWsyho6MfHT+WxRYjxKHJfkrg0Y6vzjYzo5NVNBwAo5lYkCyB3nlzxOgFFWm1pvan0jxJME8PsIExhKnaOe3bwf0OlOk+fMx2RgXNHCsQT/F6RWpjmKP0u0DDUntrUx/olXL+OpUjXz8++kMv6fuO7YDSkSy7FyHhVng5ktcaAhdEMxZbxU3mnC5UAaiDjpN+LHtJfkdYEdAzT/MPBnwvaMLux+p4DP1NqR95H07GADa2qqbAg2qgnKkSSvck9TPCBeHFxyZrWBO4qtEBbotNwRloC21Srhs63bZZ7GmuDY92alhkJxvJD/dkEjlKnJnrfZ71O0E3hrtRMC63EQEdyrsGxKWma+BMoqiVe1jsa0smh2MYK5ZXsiwDHNMtK09kacnx/u7/ZdhUGNdnsCua0eERTzVzkB+Uk7SULF0RfqHLkEn3BccLP8jZZA= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(52116014)(7416014)(376014)(366016)(1800799024)(921020)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: RXp1E7/dA2hhxeE46HEViU0+lqlsKpsB2hM3AwhNbo/S1WBbAnCFXqT6lPokVUSi9Z506F1OALVQ1j0Osa9UeTHU1RX16c1psROrtsuO0lqoF10tFknQ4TLPUSaZ16e7rYlMELTjzbB5KrJ24yWkaiqboKuZlqENu+F8f2StPIjneTmHMWmOOO/82aQv7s3C+8RQmabcgi8y/CLdWvCdHD90PXAGFTNJGSx4vwUlvQxnwZXlwP7gQLJl5ffsY2SUXhRcQdej/pjNGkYmXub+1iceNtLyifvLOJObCDhaJJu0cpB/IVA9od5cJKj3v/EElgZGZGQXsoDbDDruAgPqPBgtDJfxAfXPx7MG623wXE2Me9rgGYJI+8tih5+WPivGU7Pt3p2UcPPNV7qJvkI1ohXQ44X6OZZpsMxgfqEvImIBJGXXN5IMoUqO0tkyQ2+gdghilDLbznBWv6VGWQOMLTFES/IBogpxs6j6Cek2RuDZDZ2MNvZNy0chMxW536mnzkxZXSEtuvv1BVeGOn8LtEytalhSID8BYJDerLoDqelrYU90TkqPhallnsdKoJKO8FPsw8qct+6UUFUEP8zEv6tiENJCtvQ13Q1WKrtjmVhqPZaB1B9+bvmCSfdniCZAy6zxYyrnl4k0YGscIR47TtDq13RkRjwVn78TluaSuOkqeD9q744pmAsRcM3U1REFF2zxWETPTYVgWDVjBzM6M/6To66ixMyoyVlNhpEi36JQG23ALRiYxm/lkmu2QktnA6E6RoknCgLbyWmLWhm16DSt9ZSU8Ef2/SFiN5Et/VRUHFEa4NkGqHzFMI0bNBj5RPbjiF/kkWZd037PgWrD9+JQILxsTi48pDpAvh5gZ3ue1QWcf9cRd4DR7+AjODk2Zp26XQ3xwsB7S4+iv1fdQAaWNA6QJiDtwwHgO87qYVrY/QXPqX1H8oFB1I2rJVpwz+URoEIatV0ixnEKv3r6M+VR0HaXTTnVPfLoyCceb3NlpicJykGqA7wolKtQh9hRWL7yfZ5pQbew3D+F3K0H1X5dnOW0WGRX8oys+IDuExgW4wRnr+aE/9c7MeL6pXPxJKDLytDTTuLM9OYDNjWWqrYX/3TcZWRA9GA5F98FwKEJtRGXLwNk4vtlaYhxTWU7XohGIASkKzuXp8acFOVCyBsbks8q+43y60RnNsog2+ei56boS1lEWZ9FUtAFX2A+UsX3gxhsO2dM4IP5HlFRQkH3ev7KuZLH7g8rZVkAZHlUXLtHRVld47PbORUw8aYDce86mZZA3MXY3R1GNoFXxhVHqltiE3+g0cIi/yQRkTP0tjMrnqhsQDKKEytcw8CQ/5TXYbrRNHvVrnnqLF0+qK0JbL72iRylPS8ukHTNesqsVBx9/FeAqw31henIfAS9jC0crxJ72ftOdZeS9AYNBsKt5yin3A9f5BnCghXZ2Xt1wXEaUDn8qjZOKjpnujau02pY3/wNCoq7IEzr3JY7/76wsZI+mAT3B0+RFaA+vMWBHkva7j48UzBk7vaknTARSRskXNfm/uGPHXptvfEDlInWLwEnS+Pf1nosnKNR9+HeD2PkWNV+ylqGMS3UL3jE X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3e52f990-0294-4ce9-56d0-08dce3238a6e X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2024 20:48:16.6831 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: U8dOr/7ZnFJ43s+J5ehib7zEh963gNMeOCe7Lc6ESJfTqrAGnbHrZKruDaDxs15VO9kRKg5UvzlfuC/AhZjalg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9454 Add PCIe support for i.MX8QXP MEK board. Signed-off-by: Frank Li --- arch/arm64/boot/dts/freescale/imx8qxp-mek.dts | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts b/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts index 936ba5ecdcac7..9f643a4ce8ae7 100644 --- a/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts +++ b/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts @@ -45,6 +45,15 @@ usb3_data_ss: endpoint { }; }; + reg_pcieb: regulator-pcie { + compatible = "regulator-fixed"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "mpcie_3v3"; + gpio = <&pca9557_a 2 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + sound-wm8960 { compatible = "fsl,imx-audio-wm8960"; model = "wm8960-audio"; @@ -246,6 +255,12 @@ &cm40_intmux { status = "okay"; }; +&hsio_phy { + fsl,hsio-cfg = "pciea-x2-pcieb"; + fsl,refclk-pad-mode = "input"; + status = "okay"; +}; + &lpuart0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_lpuart0>; @@ -272,6 +287,16 @@ &mu1_m0 { status = "okay"; }; +&pcieb { + phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pcieb>; + pinctrl-names = "default"; + reset-gpios = <&lsio_gpio4 0 GPIO_ACTIVE_LOW>; + vpcie-supply = <®_pcieb>; + status = "okay"; +}; + &scu_key { status = "okay"; }; @@ -493,6 +518,14 @@ IMX8QXP_FLEXCAN2_RX_ADMA_UART3_RX 0x06000020 >; }; + pinctrl_pcieb: pcieagrp { + fsl,pins = < + IMX8QXP_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 0x06000021 + IMX8QXP_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B 0x06000021 + IMX8QXP_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 0x04000021 + >; + }; + pinctrl_typec: typecgrp { fsl,pins = < IMX8QXP_SPI2_SCK_LSIO_GPIO1_IO03 0x06000021 From patchwork Wed Oct 2 20:47:48 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13820366 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11011022.outbound.protection.outlook.com [52.101.65.22]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E7B3B217321 for ; Wed, 2 Oct 2024 20:48:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.22 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902103; cv=fail; b=QmHAEKa6ezUaeFtOL4kJSRf1NpnBFHoeHZD00xqFmuLdVdp2wkAVGnXFGpV3RPXThgKYMbPzsCnSPKPzHcXBvyA1fVqK+WcjDlSe8L3KKsaO80gRk+BSsVOtyNyt9WQ5EtlhjYXHNAZgVQ8ws1YeCUIw+1a5OhZaCYfZ/6YuyEw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727902103; c=relaxed/simple; bh=c9N7iWzQ5+mDk597bdeGrncb+CA7+MGVUya5Yy3xTu0=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=YM8J3sQ+kb/tU4ySAuNJgLdvWpNhHKbxnGbVbX84OG5ShdcWQLhiimDXpzdNfOD2uJQKyBAIuGUJBei75JcEBjK62L8q54alqLvGHZgmROwo02I/HAPwFUpgANAouQ8PmIvL9Vhk4Vr8IItun8OMfYJ2K35q5fqorYTldewCCwU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=LVot6T8C; arc=fail smtp.client-ip=52.101.65.22 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="LVot6T8C" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=RpgjnWw2ONSK4upGvMaHwzeo+fxWPeJrVtlKIplXUon2pqbRb5nL52Q8/dTwnqQVKLsMpnBPoHZ5B3/VEr2TykDE8fhEibzp3AtV6lF8WF2GSl/9XfJ2q7oa2CT8kzFf4R/SginwJ9po4Q2G/z5RBxjGzRxfJOQBoicPhFPjH11Ag/cScpmBPwdNrYa8706gz5tL81LamJz2gL1ub9FzJ4dnc5HB7fnpxzQUI33/Dbdr4sFN3EBn1EzcZgF3QQRP1RZ77sgCFJ/TONd2QEVF278dRpJbf6OJiqGJHIvlI44SN88+CtfkdXQyaV36PgeXE03yG26MrgHRUHWGdHq9NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VaFwRVdxg258hQjgBYQTLJItTfN0T46hFEPCoznzKj8=; b=BkD/MtZQmmlpmKUjx9ver/bUbQFBlaa1b8EBuwe19YBQwPrOQgzkSafzEWjBGyDHaiqgh+J8BaFmEGXXyCgBVEltc0XzL05uChrkcVXfILnrlNZ50/6nCQnty94lQi4PT8jSZvdPwH2mMPuFdrLFfW1ym72x0ILbOZqwlILoaInWyc05lyc3xwKQ8ete1/vb/cTFQ5nBxo214/nNN93GwIyE9FSIIB8+bvfTVW7p2rLgZJTUPUQGDvnNwdkK7+yBzZbi2xTRUDVwxDAi8WDQO46PsjhQubgeYUpNjLVEfCh5ZQa9sCszK5o3vAij0lLYj0DNCWUgyS0RBT2WiLSHdw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VaFwRVdxg258hQjgBYQTLJItTfN0T46hFEPCoznzKj8=; b=LVot6T8CGpqGIt7sQ7Wd5gSCrgmCNv20/18vLfSFwh9mroTOatFKROLXQW3HtlHCrtgiAeujiwRmSZ/e0PVFedlXHTcc0PHOWnsFAth6/8revxlLsTdVRfw8XI+mYk8jBDip/H1L4XypNyimTYvC5y04zlDygLJZir1UY6YaKkrHDC945qYM5Xj3Lb4Ux4KXbzHBEETpppAJKRhElXArHWpIfjVt9Dr+fA+vWdO9UNpRbExxnBPjE6v5387oyEOyStJBffLAET0hGZOhyyaqYT3fvjZVs+w/mCzcL8gdxUdRgyTMdbUt8JG9cELej1kVgElnC24166wZtRrbExd3Bg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by AS1PR04MB9454.eurprd04.prod.outlook.com (2603:10a6:20b:4d9::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Wed, 2 Oct 2024 20:48:20 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8026.016; Wed, 2 Oct 2024 20:48:20 +0000 From: Frank Li To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), imx@lists.linux.dev (open list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 4/4] arm64: dts: imx8qm-mek: Add PCIe and sata Date: Wed, 2 Oct 2024 16:47:48 -0400 Message-Id: <20241002204750.597337-4-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241002204750.597337-1-Frank.Li@nxp.com> References: <20241002204750.597337-1-Frank.Li@nxp.com> X-ClientProxiedBy: BY3PR05CA0048.namprd05.prod.outlook.com (2603:10b6:a03:39b::23) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|AS1PR04MB9454:EE_ X-MS-Office365-Filtering-Correlation-Id: 6c9d6e60-a221-412a-a4b2-08dce3238c8d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|52116014|7416014|376014|366016|1800799024|921020|38350700014; X-Microsoft-Antispam-Message-Info: 78HRzAFQQwDFa/qMBSHL3W87tnAVO/jpuMpvOszjtFh0s4fa3kjtHluAhnBLv9hqTzvTu+bK/jlMP+saM7JQcLIwpui/Tl7r/Qw6XnKaa0+VY8CI8X6uCc20oZCda5AbSoZ41XTPCsIitiR4CD7IMa0qdthYq5E/KPqtf/6Ow72PHaLUl7mtVK+qNxkByJiMI0XOVddopSGuwNJGxXPxR6KZWkqJIJDCXtJITPRbYZWl6i306dKwl5uCOIK2NgSuv+Nis9EYHJxjX3xHj4V+8EDRdiqiw/1TEbT6QsZ+r45ttdKGDFGg4Tj5tKiXwYErebsmKCGMLqagZ44+xeHDFWApFSnAjpF8KqZmdHE2oo7ZuMAxeMUUznAH9gOuYaZR7M0C3lripcbiCHKjMIyfmX+SYI5VcqwmScpIAUzAQAebyN4Wl7FF7vC1b5dvTCE++BfGLfOllfluxbIcQTot6np5IfE/s7exRpuA1kHKNG/kfTgXcuLrTvkCZEkO5Dohz3x6Sk2WMuDRBPC2yDWx9SgQMeJquXo8KpbhLbUTaNPstyXq4NY/KDUZROAy0fZ6aBzEsVi8khCVbF0R4p7X5QF8gu/E3O4AQ4i8cHjJLy+WJ2QqrUayxizCc/0sDDWkkVzb0DwFrJwtCX5rMUahEBWTHfPIGT7sSJI1pc2nU5mvsUT31srMVH1nga2/5hYYIHQYz88wEb6ClHmwzmj555BWf46rdJvXIWXKrZ5ZpTflwsX/EcFlhDmqX6ETiQLpKEH+ild2K0SQlfpcyzILg5M0qHrjjLxkmt+nptdr2MCvvpFuRyIo9bYhepvRiKvPgT7GZoU/vK1QaYZuI1AecqYcxFMMCDG178OxXL6wLRYEQoAPwDhZb3wq2OjfsAN9eAK9E0cLYhpZBMgY9OGxeR/jZJWOgCD7dfzFip1DbjoLnXEiKS05ICrel1OzpeN3MKi+JU/uRsEqKRiUA9Ii4XhiDFUV2U5mnK2yllCoX9GKId1kmSfyFCkslVDc0SidDNgvo6U0PRgLE1C5qg6MXGK9FbSF5ZBkhMJqQkeUVDk3HNLiDqG9EgZa08TrnPsNVY4D3qZKDMRwrBbbyF0Insam+9QGL6t1+ksuoTZD1pKyIjK5E5a30kSRCvCVHkSCFpyNRlNKWbiQ+BNoVO1grrjLuhymWuDZApMuVIcBEqVZdAj7wmf5Mh7DiWb7k10VGjwOqvUlx+3fZB9mr5dINZkelJ8NIyt6fHmz9q/A0pfTq1KYEKaPixsQStOOBb29D8DXxis6M8F4NoqzHCnFC0tSP0+hSTNl5hdBh+EJ77diYNEe/JVUD2FqcZbON3DZZj1Pw4IhsGH1WFO5fa4IKWrQEP8JV7tFkjCUtyQV6J0= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(52116014)(7416014)(376014)(366016)(1800799024)(921020)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: f35Ep2VbVd4yDAS51S5+uYd9c3QZ2fubbMRyg5w80jh8GByH1FwHvDFWwXhbyRHp+4bSc6mlQgzmVUCxkxawb6gYKOSN9yhSDVKtkrAwXJJKMDm1t6M++f9DxHiSaMkMJqPxLz7nLGKRisbO8aupJLPp7s2xzOS8mq3DLbFYO3X+7n/QBEMUE7F8pymwckSL2uua9RatLg4/vp8FoQLOfEDYpthBW9bP2GH4CIbmfCvkD1H3+L0bxEriQg1fzTUNMm0HxXgSbpHsdsgoaChk2ojZhqLuQxsRbe79pOAtn5XYF07fjv6nk7xG6QSavv6nPO05dst94p9JiJWY6+19047ylNoifim+qHRp0BWYeBH3orLJzZm+6yKOPcIxJr6PAaU6W5ogHNsEFjTUJEp0udBFhwxmGgpZfitBuRXPPUnv1183B/GKv6lt+8CPYMJKOWSsSXMeQZEFS1BUEnHIOPUoOxvJZgZFxlGALEji2LuXf0GfsG8ASatyqEQucmsGWMwLLZZG5IL/vj+qc7ntR7NM26RSD9ZJOVOZJtNnQmwGJ77jnFc68SBTvpiVxGf7qUKstuIEV4o9C6A7qDhI455vuotzoonmF7nGl4hiHcUWsJiFRVPnrM+W0TAntCpkR5xpQIuAy0f9w/2+nzYSP9kQOuQkXBg51NX9lFO3H6gzpHw1vpHXy6l3k5FrD0VhU+ayvZP2H9irfQQvYfcl7+tnF+7U1t/xLjY60Q3uigI5K4toUZJOAXb1DwwEydclWzKWhAS5km38q7daKfgwQj8sDPC9JsMI9iLnGiHgLhyVvQoXAem7Y09AwHYMijCRtebmRtRnPzWYjUdsOpPz70rqJAN1aGuLY77BVtAdy92D/H3Vw2G5Mf74xa2s8T1+Z0J8Z+LZ1KfCBdXiYVUk2wXz8tpLcZHm4jkyl3/HAPEfU4UB9y4kLzzSitjhQM7/IfKPlvp4klu4o3pa5zlD6j3eQ95y2x98F3HSXb7em9Ff7HB75PnfxcLBiXaleHSUnKxLQjUtVqx7hA5Jtzwx71u97Wl8ZK7epotpIup0UxkYXaVTgJ4tZ419wJm+ZHP1PeEFIIAXquPFwolrg+RrDEUhMk7QZX2vsu9gRk1vt5WKbzHalgVl1TDteIxrvEIPHvI+PDZaxuQa9fXgeITH2sZQc4ne1Ndzuinctx6UcApHZ5q4251E4cB+rAwC+IvtlAdLANsUH8MYafl5heXOgI0rbOeSK+Ewwm/JavAaCExz+wbukarp1W/vdd9mPfpPDBipNB9xl/5IKo9/uCTNvrVpWvjCTwEmHR14DdE9ZPiJa82eIVw8PVPjLV4QtDdTfZCLsqWYppaSaTqeTipPBwY1ej0DU25WeUmwEYa3lYW7+THhzYWA7eH/tTpob4j7PP19JesIRGaHmwde0niLwQD376gq280nN297nxaDB9DNmNnUAx6CHpHmTV1988EuKXSpNoHY+ot1+NLL4ta15HErpgINJ4gfuNdX+BG99nRzWXvKIDXfTZdMYT95jNfabrgI+cwzmBQ6tjtD/Gi2RYFsI00Iy4rWJ50rQ6phcugMqFEUieyfJRIrCzqce3ne X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6c9d6e60-a221-412a-a4b2-08dce3238c8d X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2024 20:48:20.3090 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 4agi+IF4MhY9PSaJwSUt4DfYVqWNlIcC9fApto2ZBF6AjZxAwS6aQJOJBdMldg4WcqJNH7b3G9QnvwspAsmE9g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9454 Add PCIe[a,b] and sata support for i.MX8QM-MEK board. Signed-off-by: Frank Li --- arch/arm64/boot/dts/freescale/imx8qm-mek.dts | 62 ++++++++++++++++++++ 1 file changed, 62 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8qm-mek.dts b/arch/arm64/boot/dts/freescale/imx8qm-mek.dts index 62203eed6a6cb..1245dd535d636 100644 --- a/arch/arm64/boot/dts/freescale/imx8qm-mek.dts +++ b/arch/arm64/boot/dts/freescale/imx8qm-mek.dts @@ -181,6 +181,17 @@ reg_can2_stby: regulator-can2-stby { vin-supply = <®_can2_en>; }; + reg_pciea: regulator-pcie { + compatible = "regulator-fixed"; + pinctrl-0 = <&pinctrl_pciea_reg>; + pinctrl-names = "default"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "mpcie_3v3"; + gpio = <&lsio_gpio1 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + reg_vref_1v8: regulator-adc-vref { compatible = "regulator-fixed"; regulator-name = "vref_1v8"; @@ -296,6 +307,12 @@ &cm41_intmux { status = "okay"; }; +&hsio_phy { + fsl,hsio-cfg = "pciea-pcieb-sata"; + fsl,refclk-pad-mode = "input"; + status = "okay"; +}; + &i2c0 { #address-cells = <1>; #size-cells = <0>; @@ -541,6 +558,25 @@ &fec2 { status = "okay"; }; +&pciea{ + phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pciea>; + pinctrl-names = "default"; + reset-gpio = <&lsio_gpio4 29 GPIO_ACTIVE_LOW>; + vpcie-supply = <®_pciea>; + status = "okay"; +}; + +&pcieb{ + phys = <&hsio_phy 1 PHY_TYPE_PCIE 1>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pcieb>; + pinctrl-names = "default"; + reset-gpio = <&lsio_gpio5 0 GPIO_ACTIVE_LOW>; + status = "disabled"; +}; + &qm_pwm_lvds0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_pwm_lvds0>; @@ -640,6 +676,10 @@ &sai7 { status = "okay"; }; +&sata { + status = "okay"; +}; + &iomuxc { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_hog>; @@ -829,6 +869,28 @@ IMX8QM_LVDS1_I2C1_SDA_LVDS1_I2C1_SDA 0xc600004c >; }; + pinctrl_pciea: pcieagrp{ + fsl,pins = < + IMX8QM_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28 0x04000021 + IMX8QM_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29 0x06000021 + IMX8QM_SCU_GPIO0_07_SCU_DSC_RTC_CLOCK_OUTPUT_32K 0x20 + >; + }; + + pinctrl_pciea_reg: pcieareggrp { + fsl,pins = < + IMX8QM_LVDS1_I2C0_SDA_LSIO_GPIO1_IO13 0x06000021 + >; + }; + + pinctrl_pcieb: pciebgrp{ + fsl,pins = < + IMX8QM_PCIE_CTRL1_CLKREQ_B_HSIO_PCIE1_CLKREQ_B 0x06000021 + IMX8QM_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31 0x04000021 + IMX8QM_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00 0x06000021 + >; + }; + pinctrl_pwm_lvds0: pwmlvds0grp { fsl,pins = < IMX8QM_LVDS0_GPIO00_LVDS0_PWM0_OUT 0x00000020