From patchwork Fri Oct 25 08:07:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Wang X-Patchwork-Id: 13850194 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0170BCE8E77 for ; Fri, 25 Oct 2024 08:15:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=9GW/E5LvFNAAiI1tFgW/mzVcQDiewBEgxeyC3mSpcLM=; b=19N9HC3lRxwc5y 0bc/QR+uWyJhzjC/ftmQhUrP2XOTuWmgEp5kn5VGVEnyg5bZjmauRXvsWRSfN8C3AIPv7L46MKnMj xGX+lCVFne/NZ9yWJhwV4aVYcXWEI7xfwRSCZMka8ZHxcrLnCIPXE8/jBoUp5rzK/4TQ0EZTB3RvZ tqCXeHwz2wJP4X/maCId/2du8gTz5CVJi9T9ka/x151m9CsFaAEca3clf+Sb6jtUtFZ6ihvU7xBIu 3HMnueCpbPyG7ph/IiVEMt6mjsZitUo18SkwlSVghUmvHUFFlZ5Vt4MO3JOwrvgGjZ3pr6D4H3ivM mF/MJdv7HgTQQN0BmMJg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1t4FTz-00000002wwQ-2wK9; Fri, 25 Oct 2024 08:15:43 +0000 Received: from mail-oo1-xc30.google.com ([2607:f8b0:4864:20::c30]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1t4FLz-00000002vOk-1GDq for linux-riscv@lists.infradead.org; Fri, 25 Oct 2024 08:07:28 +0000 Received: by mail-oo1-xc30.google.com with SMTP id 006d021491bc7-5ebc349204cso960750eaf.3 for ; Fri, 25 Oct 2024 01:07:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729843646; x=1730448446; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kROaOIt5szJgAa68Sy5g7p0dogkgu9Z3CSKDjRWOQKY=; b=SZxe0tlvmR5sppC5ZdHWAMI317umabcTcUjEfpcbbZYEZePJSPf6XRyjAXSf21mOzX Bn2Jzh53gXpi6xYQ44m3jB6WnAvzoh0SyHjcbekxkT/6e7kMntige4jBIgE+Ej4panmi tLSLmwkrvyxdKIdO/wtN5RX4MoO40Cu8o/TD9ribLx09Ukp3hV2oYD2Z/2kqhihn4mFT rX4AXn29Pwblpb/YeNNKQkheqNo0ZE5Ls+QEEh5M4g0imKCFzP5T+MxL2g6rZTu4qbKx B0EMmRImEt176xMwaT+RMMrtdgbtIENn/pxTZ0gXHDIEE1r7Ia/bnCjRMicskqvRnrzD UiIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729843646; x=1730448446; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kROaOIt5szJgAa68Sy5g7p0dogkgu9Z3CSKDjRWOQKY=; b=o0Dek3atnIjnRVQm5bA7xc9VcLZ/6cQNlsYD6L4z41fPNsz3PhUNoqVeK/SVM43Wel FlkyIXE502EaH5RQ5nPXBTBnUeKzhXnBihf7ypPsCLtZZx8hYiyyrLBi0B560n6/r454 9dybdqupZ6Au25uR/7UsSPm1sK6HDy4XSG7t7evAptSuYH3gjqoWm5T3xhF/4y8hFGNW 9T4BzmA63QPWRjFBkIA98hBqbwFIXc1c7SkXcFojCZs7lpjpP5KudzQSRsKhzLfGPPYa XqciKnzafKJYmpXcKoJJGrVBrnAl6k+mlEU4HRUj5IVgbL40Z+OOhlKEwDdr92268DQA YqBw== X-Forwarded-Encrypted: i=1; AJvYcCVc1FmHiUlWolBiBk/x2XLIPPE6h8f7C/ucTKqBWhXI4QLDEIiTZzKD22sMImSf1ureNBRE210mMWe7Bw==@lists.infradead.org X-Gm-Message-State: AOJu0YwVWil/f2w08m1WLGMOSSnl+cTCgSoC94aHbinbeis8K+YyuIqG HC0SVIc6QSh7cu05VrJctnnfGa8sVQMRKfBL5eM9Q592wK3h1mJB X-Google-Smtp-Source: AGHT+IG3yZ7QFdXMQgZy4VqVWPZpaI1h3p/gTRs7/ehSdIlWEGnDqq5cSNi9pfS2CM4e0Baco2WIzg== X-Received: by 2002:a05:6820:80f:b0:5eb:db1c:a85d with SMTP id 006d021491bc7-5ebee8e6619mr5987300eaf.4.1729843645926; Fri, 25 Oct 2024 01:07:25 -0700 (PDT) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 006d021491bc7-5ec1843c72csm157328eaf.1.2024.10.25.01.07.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Oct 2024 01:07:24 -0700 (PDT) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Cc: Krzysztof Kozlowski Subject: [PATCH v5 1/3] dt-bindings: pwm: sophgo: add PWM controller for SG2042 Date: Fri, 25 Oct 2024 16:07:16 +0800 Message-Id: <9f9a31a2a19c2743aea36c479b0dc32da0fec629.1729843087.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241025_010727_367620_5066590B X-CRM114-Status: GOOD ( 11.08 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Chen Wang Sophgo SG2042 contains a PWM controller, which has 4 channels and can generate PWM waveforms output. Signed-off-by: Chen Wang Reviewed-by: Krzysztof Kozlowski --- .../bindings/pwm/sophgo,sg2042-pwm.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml diff --git a/Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml b/Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml new file mode 100644 index 000000000000..5dea41fa4c44 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/sophgo,sg2042-pwm.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/sophgo,sg2042-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo SG2042 PWM controller + +maintainers: + - Chen Wang + +description: + This controller contains 4 channels which can generate PWM waveforms. + +allOf: + - $ref: pwm.yaml# + +properties: + compatible: + const: sophgo,sg2042-pwm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: apb + + resets: + maxItems: 1 + + "#pwm-cells": + const: 2 + +required: + - compatible + - reg + - clocks + - clock-names + - resets + +unevaluatedProperties: false + +examples: + - | + #include + + pwm@7f006000 { + compatible = "sophgo,sg2042-pwm"; + reg = <0x7f006000 0x1000>; + #pwm-cells = <2>; + clocks = <&clock 67>; + clock-names = "apb"; + resets = <&rstgen RST_PWM>; + }; From patchwork Fri Oct 25 08:07:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Wang X-Patchwork-Id: 13850195 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 929CFD1171E for ; Fri, 25 Oct 2024 08:15:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=9kV2eILOxusTAyH8gNS5wbcJJ6haZoPdj2RhLU3Dexk=; b=JcuJbhq0nekhbY BARuYKfqiuW99Y+BLazn+ECcn/gRddJhbbzohAzt56YzeJgV1TBEZwdHhV01kQsvTfahG43UVGuuO rHoXxvDh1+51fW38KAwt0gjLhgxLqAEuj0PLRR4Jd1YtLhPqqnbt+yMa9bvVlaElecyzBS1Fik2AK aEFGh24uVO+/jHmgP5TeFxPyVUOO01D7xAXAYj/mpXEmRdSrgb327Jj8BpmTNnQen+5NMdfZERb6C /Mmrz7ccHxh+UXQ1ylh47tjlqBcaMlpfOTOWLgCWdGOS0+k5aY3qLLm54uMyeGGtRs9RY0tTnvLFk Np/2Mu8PcYgXNm9Szu6A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1t4FU0-00000002wwi-1sie; Fri, 25 Oct 2024 08:15:44 +0000 Received: from mail-ot1-x332.google.com ([2607:f8b0:4864:20::332]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1t4FMG-00000002vTn-3b9n for linux-riscv@lists.infradead.org; Fri, 25 Oct 2024 08:07:46 +0000 Received: by mail-ot1-x332.google.com with SMTP id 46e09a7af769-7181eb9ad46so1093633a34.1 for ; Fri, 25 Oct 2024 01:07:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729843663; x=1730448463; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qk4+oNf4uw3HZrJG9g8mUMeRJ62EgsnaH5WrBFOGN5k=; b=PNpwOCny4L6Q+BDq/xY5tqU2wn2KVhlMgYAv8QOiy5pexP1uGiAx/X2PNl+59ZqNH5 cU2VYEwxmVVW6LSSugZMTk5NuJaPYjhRbzDmdpZVsUKgBwzXjTfDH3vxBM5mGnKusjJO DQ+cqYi3EQ3bzQ3SN5haRS+7qOfu+ZODDMMtaOZK4mA88f9ax88M5jcBuXchYaU59KEP XKCFf/XX97nNB+Oq6gNnMcE0FqTD9lMm7ciPIS94YFwFY3JXfpEe3+DpyTKLdurCWVz4 GcV5rMQgxLcbGrWk+AcW24Qa8SJUcAjzkm7sKpuMManAKBlsNNT56ec4HizdqGDsPh1c l6YQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729843663; x=1730448463; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qk4+oNf4uw3HZrJG9g8mUMeRJ62EgsnaH5WrBFOGN5k=; b=SFrlfpN4nmLghSYU9ZkZzZBCmetU9He9fuMn/U2HYOuMRwMvIF8j/1aSvfrgJ4RQ15 e//GGpKqypbdBfHnmqAilGhjw0iEhDMqzIpByc4FMOGfjlz/QQmA6UAU9FWAk6LXDrT5 Wg7Ndz5a/PQNRjMdsAS1UzbjIFfAzQ8vGAWZYyp7hd9Nhu9/mTwjFuYJuyW52WIo8nDY fo1LiE5SolCp7Tdm7i/+vW9Jn5NoGfW0XvQIb6cDsEcUNi79/344ECnSGmdreNBNANeQ IbqQOnCk5IZcISet3MZ4MtvZmMxUghZEg2yIckC5l2MxCg09X2PvzLryEbi9izHE2AEY ZX/w== X-Forwarded-Encrypted: i=1; AJvYcCVpZa7rD/t+JYb9mT2U6H5jadTvXgztCpB8A5/0QvFgqT5XkiQ54xERIvvIZAS4EYljti24gaXYpYnY2w==@lists.infradead.org X-Gm-Message-State: AOJu0YyZruNlzy3XYpOPLNQb8DulQwlkGAiHdnt4L/LHiga/NF0TDd4Q lXKjxQbtliM9URJRcx1dQ2RxMPHjlYwcZemgBbbhn6UD/3xT+4LM X-Google-Smtp-Source: AGHT+IH+vWSdxMkvCKRIZuC2GKv3UoSnKoKHfkLlI5WyuqKh6iHekjEfItWsFw9Z8d1tzw+HTP9T7A== X-Received: by 2002:a05:6830:6d15:b0:718:119:ee15 with SMTP id 46e09a7af769-718594231cdmr4563701a34.10.1729843663506; Fri, 25 Oct 2024 01:07:43 -0700 (PDT) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 006d021491bc7-5ec187386a2sm154702eaf.46.2024.10.25.01.07.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Oct 2024 01:07:42 -0700 (PDT) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Cc: Sean Young Subject: [PATCH v5 2/3] pwm: sophgo: add driver for Sophgo SG2042 PWM Date: Fri, 25 Oct 2024 16:07:35 +0800 Message-Id: <4abe3cd4a870fc15b5e54a48eb4554a7419a4ef8.1729843087.git.unicorn_wang@outlook.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241025_010744_946185_A1544AA2 X-CRM114-Status: GOOD ( 26.79 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Chen Wang Add a PWM driver for PWM controller in Sophgo SG2042 SoC. Signed-off-by: Chen Wang Signed-off-by: Sean Young --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-sophgo-sg2042.c | 194 ++++++++++++++++++++++++++++++++ 3 files changed, 205 insertions(+) create mode 100644 drivers/pwm/pwm-sophgo-sg2042.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 0915c1e7df16..ec85f3895936 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -584,6 +584,16 @@ config PWM_SL28CPLD To compile this driver as a module, choose M here: the module will be called pwm-sl28cpld. +config PWM_SOPHGO_SG2042 + tristate "Sophgo SG2042 PWM support" + depends on ARCH_SOPHGO || COMPILE_TEST + help + PWM driver for the PWM controller on Sophgo SG2042 SoC. The PWM + controller supports outputing 4 channels of PWM waveforms. + + To compile this driver as a module, choose M here: the module + will be called pwm_sophgo_sg2042. + config PWM_SPEAR tristate "STMicroelectronics SPEAr PWM support" depends on PLAT_SPEAR || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 9081e0c0e9e0..539e0def3f82 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -53,6 +53,7 @@ obj-$(CONFIG_PWM_RZ_MTU3) += pwm-rz-mtu3.o obj-$(CONFIG_PWM_SAMSUNG) += pwm-samsung.o obj-$(CONFIG_PWM_SIFIVE) += pwm-sifive.o obj-$(CONFIG_PWM_SL28CPLD) += pwm-sl28cpld.o +obj-$(CONFIG_PWM_SOPHGO_SG2042) += pwm-sophgo-sg2042.o obj-$(CONFIG_PWM_SPEAR) += pwm-spear.o obj-$(CONFIG_PWM_SPRD) += pwm-sprd.o obj-$(CONFIG_PWM_STI) += pwm-sti.o diff --git a/drivers/pwm/pwm-sophgo-sg2042.c b/drivers/pwm/pwm-sophgo-sg2042.c new file mode 100644 index 000000000000..a3d12505e4aa --- /dev/null +++ b/drivers/pwm/pwm-sophgo-sg2042.c @@ -0,0 +1,194 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Sophgo SG2042 PWM Controller Driver + * + * Copyright (C) 2024 Sophgo Technology Inc. + * Copyright (C) 2024 Chen Wang + * + * Limitations: + * - After reset, the output of the PWM channel is always high. + * The value of HLPERIOD/PERIOD is 0. + * - When HLPERIOD or PERIOD is reconfigured, PWM will start to + * output waveforms with the new configuration after completing + * the running period. + * - When PERIOD and HLPERIOD is set to 0, the PWM wave output will + * be stopped and the output is pulled to high. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include + +/* + * Offset RegisterName + * 0x0000 HLPERIOD0 + * 0x0004 PERIOD0 + * 0x0008 HLPERIOD1 + * 0x000C PERIOD1 + * 0x0010 HLPERIOD2 + * 0x0014 PERIOD2 + * 0x0018 HLPERIOD3 + * 0x001C PERIOD3 + * Four groups and every group is composed of HLPERIOD & PERIOD + */ +#define SG2042_HLPERIOD(chan) ((chan) * 8 + 0) +#define SG2042_PERIOD(chan) ((chan) * 8 + 4) + +#define SG2042_PWM_CHANNELNUM 4 + +/** + * struct sg2042_pwm_ddata - private driver data + * @base: base address of mapped PWM registers + * @clk_rate_hz: rate of base clock in HZ + */ +struct sg2042_pwm_ddata { + void __iomem *base; + unsigned long clk_rate_hz; +}; + +static void pwm_sg2042_config(void __iomem *base, unsigned int chan, u32 period, u32 hlperiod) +{ + writel(period, base + SG2042_PERIOD(chan)); + writel(hlperiod, base + SG2042_HLPERIOD(chan)); +} + +static int pwm_sg2042_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct sg2042_pwm_ddata *ddata = pwmchip_get_drvdata(chip); + u32 hlperiod; + u32 period; + + if (state->polarity == PWM_POLARITY_INVERSED) + return -EINVAL; + + if (!state->enabled) { + pwm_sg2042_config(ddata->base, pwm->hwpwm, 0, 0); + return 0; + } + + /* + * Period of High level (duty_cycle) = HLPERIOD x Period_clk + * Period of One Cycle (period) = PERIOD x Period_clk + */ + period = min(mul_u64_u64_div_u64(ddata->clk_rate_hz, state->period, NSEC_PER_SEC), U32_MAX); + hlperiod = min(mul_u64_u64_div_u64(ddata->clk_rate_hz, state->duty_cycle, NSEC_PER_SEC), U32_MAX); + + if (hlperiod > period) { + dev_err(pwmchip_parent(chip), "period < hlperiod, failed to apply current setting\n"); + return -EINVAL; + } + + dev_dbg(pwmchip_parent(chip), "chan[%u]: period=%u, hlperiod=%u\n", + pwm->hwpwm, period, hlperiod); + + pwm_sg2042_config(ddata->base, pwm->hwpwm, period, hlperiod); + + return 0; +} + +static int pwm_sg2042_get_state(struct pwm_chip *chip, struct pwm_device *pwm, + struct pwm_state *state) +{ + struct sg2042_pwm_ddata *ddata = pwmchip_get_drvdata(chip); + unsigned int chan = pwm->hwpwm; + u32 hlperiod; + u32 period; + + period = readl(ddata->base + SG2042_PERIOD(chan)); + hlperiod = readl(ddata->base + SG2042_HLPERIOD(chan)); + + if (!period && !hlperiod) + state->enabled = false; + else + state->enabled = true; + + state->period = DIV_ROUND_UP_ULL((u64)period * NSEC_PER_SEC, ddata->clk_rate_hz); + state->duty_cycle = DIV_ROUND_UP_ULL((u64)hlperiod * NSEC_PER_SEC, ddata->clk_rate_hz); + + state->polarity = PWM_POLARITY_NORMAL; + + return 0; +} + +static const struct pwm_ops pwm_sg2042_ops = { + .apply = pwm_sg2042_apply, + .get_state = pwm_sg2042_get_state, +}; + +static const struct of_device_id sg2042_pwm_ids[] = { + { .compatible = "sophgo,sg2042-pwm" }, + { } +}; +MODULE_DEVICE_TABLE(of, sg2042_pwm_ids); + +static int pwm_sg2042_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct sg2042_pwm_ddata *ddata; + struct reset_control *rst; + struct pwm_chip *chip; + struct clk *clk; + int ret; + + chip = devm_pwmchip_alloc(dev, SG2042_PWM_CHANNELNUM, sizeof(*ddata)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + ddata = pwmchip_get_drvdata(chip); + + ddata->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(ddata->base)) + return PTR_ERR(ddata->base); + + clk = devm_clk_get_enabled(dev, "apb"); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), "failed to get base clk\n"); + + ret = devm_clk_rate_exclusive_get(dev, clk); + if (ret) + return dev_err_probe(dev, ret, "failed to get exclusive rate\n"); + + ddata->clk_rate_hz = clk_get_rate(clk); + if (!ddata->clk_rate_hz || ddata->clk_rate_hz > NSEC_PER_SEC) + return dev_err_probe(dev, -EINVAL, + "Invalid clock rate: %lu\n", ddata->clk_rate_hz); + + rst = devm_reset_control_get_optional_shared(dev, NULL); + if (IS_ERR(rst)) + return dev_err_probe(dev, PTR_ERR(rst), "failed to get reset\n"); + + /* Deassert reset */ + ret = reset_control_deassert(rst); + if (ret) + return dev_err_probe(dev, ret, "failed to deassert\n"); + + chip->ops = &pwm_sg2042_ops; + chip->atomic = true; + + ret = devm_pwmchip_add(dev, chip); + if (ret < 0) { + reset_control_assert(rst); + return dev_err_probe(dev, ret, "failed to register PWM chip\n"); + } + + return 0; +} + +static struct platform_driver pwm_sg2042_driver = { + .driver = { + .name = "sg2042-pwm", + .of_match_table = sg2042_pwm_ids, + }, + .probe = pwm_sg2042_probe, +}; +module_platform_driver(pwm_sg2042_driver); + +MODULE_AUTHOR("Chen Wang"); +MODULE_DESCRIPTION("Sophgo SG2042 PWM driver"); +MODULE_LICENSE("GPL"); From patchwork Fri Oct 25 08:07:51 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Wang X-Patchwork-Id: 13850193 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E9895D1171F for ; Fri, 25 Oct 2024 08:15:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Cc:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=XTq10HZaP8inOsXRSnAyc2WGjQE3Yc30EbJ3yuT47Y8=; b=Hltn75krlEQAkV 1MUDeIxyMKra65kVGU0qCQQQcuyYMpzKEjlb3sShFPIphpqdhMM0t3Djy6t0BoP08hdqcm11bW9s0 6VaYWX4VN7GRrX2D6hb/EJ9N9RaKFNdcJcGy0XvcVnL59cvjWCONGDSxR3oJFF8YeWX08hdtTS5op i35CEEL5yyoWpDlWdxyXU6bJ+pvQh5GnwmLqZsOTuB1yRZO7DqJ0UON9+fWaE9aqnXbAsaXmGzOQI oSwzWQ3TjSyg1H06oJV8qdySPtnNajpANw7suwSPrsJrV3pYSxJRr5DGr5fggCihvgA7gD1VVcySY D6U4fP8vPIW65aT1SiGw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1t4FU1-00000002wwq-1PHg; Fri, 25 Oct 2024 08:15:45 +0000 Received: from mail-ot1-x32c.google.com ([2607:f8b0:4864:20::32c]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1t4FMW-00000002vYU-3ScL for linux-riscv@lists.infradead.org; Fri, 25 Oct 2024 08:08:02 +0000 Received: by mail-ot1-x32c.google.com with SMTP id 46e09a7af769-7180ab89c58so1103380a34.1 for ; Fri, 25 Oct 2024 01:08:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729843680; x=1730448480; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=rN5eVpbvHpbGL4WpynMeSKENdrHYe60OqvDbvd5Xiq4=; b=BOoGvLRihyznRwwnRCMziVA9jKkIAOW7rK1Dnn1s2qtPHdpKlL6sq8MoxaveQGUaQ9 rC/VvmNZpxr1otOEen+2YkI9JML0X7ZOsRKxcgT9X83eU0lUUSQIpTdA3pL2HvNsB82u J3R6sSHOZYm6H9blWCWho0eNE9RnR3ZR6SIQ6EnMDmq4ypg8Zx/a5NaCQYFvDP3svlaV MryEi0ar2oO7Eqz3yP6iGS88uj2Hn0+bQJHbjNZz527gjpnJ3b6F6zCLfSUqJfQbkMf/ ubmDSBYgGovYJOmQYTx+/soEx7bFL8AGYx1cQkv0dO8adQXaAdb0sMtTKSu2lQu9bBVy iEbw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729843680; x=1730448480; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rN5eVpbvHpbGL4WpynMeSKENdrHYe60OqvDbvd5Xiq4=; b=Fh4W8LBqqgsjhCAw0QJNqmW8pGPL8sPA1i2wyj16geSckWco/lGb2iooumbG6Fc6qo 1CQb0bAxICz5YKa57T9kAD2bm6WmYyj1kkzHRMD+LC8zl2EcgEEeLLCm22EWhBhZeVgO v7+aRehKyW1dQ8+SQ5cIAcm9mjPc0ofbn/xRsAlV23oF1aHptoW6lcweSy1hLKi8XkLc ab/KuCXF0T2HT3vY0FdGBYJc9P+2HwCF4osogd13P2yK3M/CVPVEiBMQ5GUov4OpfLCO UpIWr8DVdKFN/PSs/WGLRvdc/YkEwn4961jmPMZm/mte83hJljcWyxgTa20061Wf9d4a 5gvg== X-Forwarded-Encrypted: i=1; AJvYcCVYoU2v45tLPF2Ul3XEXs49uvtPNXYDJecKK3s4uRVXNkYE1/CG9PaUjzjqHWZsYrxpvfFGbUmWGumMGA==@lists.infradead.org X-Gm-Message-State: AOJu0YzX3HMp5foT7QR8146ZMppb0VGVTc0LtTLbz97CE9dVrJ9IhDiN 5rb4xRi0z5fP/q7uqHpWfMO+Nbjhz02Gdl0gfwzMbanLNY1sOHDJ+tPmDMqL X-Google-Smtp-Source: AGHT+IE+aA1kZV0Gkelsvo6Wh/wBlEOQ5MwEkYl2tGn0oofv0qQbf+/aSQ5fFXMTaUtSRKeXwOxgcg== X-Received: by 2002:a05:6830:6f01:b0:718:10ce:c6a7 with SMTP id 46e09a7af769-7184b348e49mr7419539a34.30.1729843679811; Fri, 25 Oct 2024 01:07:59 -0700 (PDT) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id 006d021491bc7-5ec1859b627sm160231eaf.18.2024.10.25.01.07.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Oct 2024 01:07:58 -0700 (PDT) From: Chen Wang To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, unicorn_wang@outlook.com, inochiama@outlook.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, linux-riscv@lists.infradead.org, chao.wei@sophgo.com, haijiao.liu@sophgo.com, xiaoguang.xing@sophgo.com, chunzhi.lin@sophgo.com Subject: [PATCH v5 3/3] riscv: sophgo: dts: add pwm controller for SG2042 SoC Date: Fri, 25 Oct 2024 16:07:51 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 In-Reply-To: References: MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241025_010800_887150_F69F5FBD X-CRM114-Status: UNSURE ( 8.17 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Chen Wang SG2042 has one PWM controller, which has 4 pwm output channels. Signed-off-by: Chen Wang --- arch/riscv/boot/dts/sophgo/sg2042.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/sophgo/sg2042.dtsi index 4e5fa6591623..cc33115fcd8c 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi @@ -165,6 +165,15 @@ port2a: gpio-controller@0 { }; }; + pwm: pwm@703000c000 { + compatible = "sophgo,sg2042-pwm"; + reg = <0x70 0x3000c000 0x0 0x20>; + #pwm-cells = <2>; + clocks = <&clkgen GATE_CLK_APB_PWM>; + clock-names = "apb"; + resets = <&rstgen RST_PWM>; + }; + pllclk: clock-controller@70300100c0 { compatible = "sophgo,sg2042-pll"; reg = <0x70 0x300100c0 0x0 0x40>;