From patchwork Sun Nov 24 08:02:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hironori KIKUCHI X-Patchwork-Id: 13884003 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5E709E668A0 for ; Sun, 24 Nov 2024 08:03:07 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id BAB1510E16D; Sun, 24 Nov 2024 08:03:06 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="YBksETh8"; dkim-atps=neutral Received: from mail-pg1-f173.google.com (mail-pg1-f173.google.com [209.85.215.173]) by gabe.freedesktop.org (Postfix) with ESMTPS id 9EFAC10E16D for ; Sun, 24 Nov 2024 08:03:05 +0000 (UTC) Received: by mail-pg1-f173.google.com with SMTP id 41be03b00d2f7-7f71f2b136eso2805529a12.1 for ; Sun, 24 Nov 2024 00:03:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732435385; x=1733040185; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NwiSSoyq95aS10ZR5ywHjvkOgOJUU0juZpwe2Ul98ro=; b=YBksETh8xzoSLk4Jdd5k/bkErjj0MtiUaryJ9mo3J5UvMCQY3Nyn90Nm2pDGAmR3nV uj9nXd37w186aBnIsu9RQMqihJzQ9hXwduoYEdEz/Q4/Ylqi1P/QzVVPZSgsRMeckkNM mPKTLs6d7dJZBog6jqvPEj0EQnpDHKIEaw1+eosSMUsM3oB3yE5BkHXxqIsg9kHV/2uX ejgy17llFegbDVUouYAlpIZp2qqxIXRjcGyXJ7y6sm+1rIdMPoIN7MvaqfqrVEjxUFg8 Ik6K/dB7VxXouuVBhYe4s4PR63q++vChTv5j8+A1abJll3f0+g4O58dUz7Wzn6prdUgy rhUg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732435385; x=1733040185; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NwiSSoyq95aS10ZR5ywHjvkOgOJUU0juZpwe2Ul98ro=; b=nm1g+U4TGXne5LNVK9cHaZ+Rb3PnzTAJ5m5w7mgc+dH6Lg0Qc3ir+DG/ig24AIMEGG KnXe0TnOAuErhACtsDOjS8+dM9VaoUYYpLGO0FQIFPBovfV7xIJo/gbYixfidwhYv9wI NT1sh5IlTRsVQtSoZs+qiPDME8mZbZhG0Z2n5YdF4EgAJVCSGWeyDY5ZgIQeqeIt54Ki iAYGTCxcTQBwnolH5/GOXQXAWw8rjBNs7tYeeXsAMSoMgzgvf5WamZzo8YPBs3tlAOZp i949q2/OeHAB1jSvvT8BNJMB8AzRtJN6FsfTDayOwJldsYmhPGZ+p572J4yRa9JRQn1u Kk+Q== X-Forwarded-Encrypted: i=1; AJvYcCWmNvv++qyvq4obOpL2ZcsIISOIxcyBTnhMrg4elJ4hv4lkgBcyOp4UIAqgqGN+Ja18EF+Msc+0x+E=@lists.freedesktop.org X-Gm-Message-State: AOJu0YwQfsqcvvjeMYB4wXFktemx3deS6K2eMJ1u7oJKbVoU8JulTKzk g+bJmiKF+mp0LIndQC2xn/NjNIpPqy+AJPMCRIXF+9J11DHdyYfX X-Gm-Gg: ASbGncu1Fwn/pq15Qj449rrNMxhPngU0hjQhPh2n0dLxEhdAI/TDvUhTER1iDB9PqXJ 09+P2yYpyOJWqd9HSGByYt5kHeBeONus9EVpyHQnFTkbyI08D61jDKWOWgPPE/Yq0x1w9dz/UqO 8ZqQi9GDtQaeC+uykPwSj17+2iK8f9vLcas5b2Y34KdEAGZYp/TVHBOLdM2e0gMhN3olNllvyAm gXTgdf70PqOMpbCECRv0AAEUotzuOC+dD7s/Lx/1FmupRIdqpOZiRBRJk3Bj6g= X-Google-Smtp-Source: AGHT+IHQm9ld2SgBp8RRxM0b4eURI6wePuJGMyF2B2CBhq2jEuS7t2RPu+JeZ89dNwX+SP0klI0u9w== X-Received: by 2002:a17:90b:350e:b0:2ea:3d61:1849 with SMTP id 98e67ed59e1d1-2eb0e88201fmr11289217a91.35.1732435385109; Sun, 24 Nov 2024 00:03:05 -0800 (PST) Received: from noel.flets-west.jp ([2405:6586:4480:a10:fa8f:7c3e:835f:c642]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2ead03de6f6sm7956708a91.34.2024.11.24.00.03.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 00:03:04 -0800 (PST) From: Hironori KIKUCHI To: linux-kernel@vger.kernel.org Cc: Hironori KIKUCHI , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Cercueil , Christophe Branchereau , Ryan Walklin , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org Subject: [PATCH 1/6] dt-bindings: display: panel: Add another panel for RG35XX Plus (Rev6) Date: Sun, 24 Nov 2024 17:02:12 +0900 Message-ID: <20241124080220.1657238-2-kikuchan98@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241124080220.1657238-1-kikuchan98@gmail.com> References: <20241124080220.1657238-1-kikuchan98@gmail.com> MIME-Version: 1.0 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a display panel used in the recent revision of the Anbernic RG35XX Plus, a handheld gaming device from Anbernic. It is 3.45 inches in size (diagonally) with a resolution of 640x480. It has the same interface (pins and connector) as the panel of the former revision of RG35XX Plus, but they differ in their init-sequence. So add it as a new panel. Signed-off-by: Hironori KIKUCHI --- .../anbernic,rg35xx-plus-rev6-panel.yaml | 60 +++++++++++++++++++ 1 file changed, 60 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/panel/anbernic,rg35xx-plus-rev6-panel.yaml diff --git a/Documentation/devicetree/bindings/display/panel/anbernic,rg35xx-plus-rev6-panel.yaml b/Documentation/devicetree/bindings/display/panel/anbernic,rg35xx-plus-rev6-panel.yaml new file mode 100644 index 00000000000..b60a4cf00f8 --- /dev/null +++ b/Documentation/devicetree/bindings/display/panel/anbernic,rg35xx-plus-rev6-panel.yaml @@ -0,0 +1,60 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/panel/anbernic,rg35xx-plus-rev6-panel.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Anbernic RG35XX series (YLM-LBV0345001H-V2) 3.45" 640x480 24-bit IPS LCD panel + +maintainers: + - Hironori KIKUCHI + +allOf: + - $ref: panel-common.yaml# + - $ref: /schemas/spi/spi-peripheral-props.yaml# + +properties: + compatible: + const: anbernic,rg35xx-plus-rev6-panel + + reg: + maxItems: 1 + + spi-3wire: true + +required: + - compatible + - reg + - port + - power-supply + - reset-gpios + +unevaluatedProperties: false + +examples: + - | + #include + + spi { + #address-cells = <1>; + #size-cells = <0>; + + panel@0 { + compatible = "anbernic,rg35xx-plus-rev6-panel"; + reg = <0>; + + spi-3wire; + spi-max-frequency = <3125000>; + + reset-gpios = <&pio 8 14 GPIO_ACTIVE_LOW>; // PI14 + + backlight = <&backlight>; + power-supply = <®_lcd>; + + port { + endpoint { + remote-endpoint = <&tcon_lcd0_out_lcd>; + }; + }; + }; + }; From patchwork Sun Nov 24 08:02:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hironori KIKUCHI X-Patchwork-Id: 13884004 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 00FF3E668A0 for ; Sun, 24 Nov 2024 08:03:11 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 6554410E175; Sun, 24 Nov 2024 08:03:11 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="LURp6nCt"; dkim-atps=neutral Received: from mail-pj1-f50.google.com (mail-pj1-f50.google.com [209.85.216.50]) by gabe.freedesktop.org (Postfix) with ESMTPS id BD7E610E175 for ; Sun, 24 Nov 2024 08:03:09 +0000 (UTC) Received: by mail-pj1-f50.google.com with SMTP id 98e67ed59e1d1-2e59746062fso2922309a91.2 for ; Sun, 24 Nov 2024 00:03:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732435389; x=1733040189; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AJaU43LFRCDyKvRjkCcyaCdSHzxt2a/9xCIi14y8W8A=; b=LURp6nCtnNiUajxM1ActicFi5yJwIZ6UqQFDnl5zYFr8YDAm8KFd07PKZKw9JK6kq9 3Qsxs7JrleVTjqjuCrAdI/rACQHNqJn9mLv9qJUPn3j5m69mX+596YPVA9VWPOBVtaji znwye+OCrhF9BkIEqnZEfIcAlG7mTy1wA0mOM6Wzw5CQ1461EtS8aZLgTa0xU4whE5dd 58h9XkMt86W/fhk8mPIBXMTkzkGgnRfqS7rdtz845sukjX8Gt5MmzugHVtZddDa9FuFO OTBNIriSfMILvJ56hW4fEC4rjlXjJHrK+EybaZwqHK0CRaZW9+ZPwuphpFnbmt9vXtl5 lCxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732435389; x=1733040189; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=AJaU43LFRCDyKvRjkCcyaCdSHzxt2a/9xCIi14y8W8A=; b=vgtvrcelgn+n78D8T9kAGRT7nGfL/zCGt+aSA6k5B8SgM/+z55IpMXcb2fQivN1oY6 3DiujtV/xZELBWE5IzZWTPj/3QO5aW/KO2lJ2vxBAtzvuPw7yL7AmUqAy+1adYMt7Wfz uXNbg3T+ZZxe8fiLj7QNrrwP0ToLFK3thsmB1DECwOj7xzui535ZP/sENpXCNACKb+w+ zRii1ujXTwNDjq5JbkOCs+9AqOfB5OEpvKKI+qk1dV5+Jf7kj2qESFiskxPs7+711q9d Qz++qIW4BCmnLDmWT8hUNtcB+cy8mJabJrR6ZprkmAuXttl4aMR0pnPk2+wIImHCxl1Y oSPQ== X-Forwarded-Encrypted: i=1; AJvYcCXaJt5bM3Dqc87tR99NyQkF01N6Z4QiblGBikMmv7PeXWWzUhRxuFN93HGSlOOx4ixGMqOnssMcrZo=@lists.freedesktop.org X-Gm-Message-State: AOJu0YzFt6T8aqggQw5FTrN88Jx5ozN2QtqmZkMc2Qng74TP1bb+u9zL 9JjNR+W/vxxJ4Mxkvo4NyMa5xZnetIpO0TLoBx2o4f39f78GIUfA X-Gm-Gg: ASbGncur5IcdegkgIramuBATYDzE8ApstG7n6LmUJuNDQ86GeedMVyuM3ZAh3De4OZW TsWmhwCU5PEXPnqHyaoOGaHP5fV4bD79D1mbr1kzuEbXdwvOVAUp+ymn9y55pq6qejsB4jqIZWG C9PIrTDukToSnYmoagiv2OqdcvfgDBrxBcUw6ZguPwbyUSdfauvgeBzy1NcEV8OSAhg0yp1eoRE A/7eZA8gZPGJV9+l1HlqSm5v1wgo5CM+5rwbILTYv2w2okbitp0WVgmAypw8ac= X-Google-Smtp-Source: AGHT+IEO9ptaDWmBRPMLzcmvU4PWU/axbQE1OQ1Sr/gONRNYdOccAQiOB5lc61VPrhdDcwaqGC9e+w== X-Received: by 2002:a17:90b:4b84:b0:2ea:4578:46de with SMTP id 98e67ed59e1d1-2eb0e52845cmr11193033a91.20.1732435389159; Sun, 24 Nov 2024 00:03:09 -0800 (PST) Received: from noel.flets-west.jp ([2405:6586:4480:a10:fa8f:7c3e:835f:c642]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2ead03de6f6sm7956708a91.34.2024.11.24.00.03.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 00:03:08 -0800 (PST) From: Hironori KIKUCHI To: linux-kernel@vger.kernel.org Cc: Hironori KIKUCHI , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Cercueil , Christophe Branchereau , Ryan Walklin , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org Subject: [PATCH 2/6] drm: panel: nv3052c: Add another panel for RG35XX Plus (Rev6) Date: Sun, 24 Nov 2024 17:02:13 +0900 Message-ID: <20241124080220.1657238-3-kikuchan98@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241124080220.1657238-1-kikuchan98@gmail.com> References: <20241124080220.1657238-1-kikuchan98@gmail.com> MIME-Version: 1.0 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a display panel used in the recent revision of the Anbernic RG35XX Plus, a handheld gaming device from Anbernic. It is 3.45 inches in size (diagonally) with a resolution of 640x480. It has the same interface (pins and connector) as the panel of the former revision of RG35XX Plus, but they differ in their init-sequence. So add it as a new panel. Signed-off-by: Hironori KIKUCHI --- .../gpu/drm/panel/panel-newvision-nv3052c.c | 178 ++++++++++++++++++ 1 file changed, 178 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-newvision-nv3052c.c b/drivers/gpu/drm/panel/panel-newvision-nv3052c.c index 06e16a7c14a..166393ccfed 100644 --- a/drivers/gpu/drm/panel/panel-newvision-nv3052c.c +++ b/drivers/gpu/drm/panel/panel-newvision-nv3052c.c @@ -629,6 +629,156 @@ static const struct nv3052c_reg wl_355608_a8_panel_regs[] = { { 0x36, 0x0a }, // bgr = 1, ss = 1, gs = 0 }; +static const struct nv3052c_reg ylm_lbv0345001h_v2_panel_regs[] = { + // EXTC Command set enable, select page 1 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x01 }, + // Mostly unknown registers + { 0xe3, 0x00 }, + { 0x0a, 0x01 }, + { 0x23, 0x00 }, // RGB interface control: DE+SYNC MODE PCLK-N + { 0x24, 0x10 }, + { 0x25, 0x09 }, + { 0x28, 0x47 }, + { 0x29, 0x01 }, + { 0x2a, 0xdf }, + { 0x38, 0x9c }, // VCOM_ADJ1 + { 0x39, 0xa7 }, // VCOM_ADJ2 + { 0x3a, 0x3f }, // VCOM_ADJ3 + { 0x91, 0x77 }, // EXTPW_CTRL2 + { 0x92, 0x77 }, // EXTPW_CTRL3 + { 0xa0, 0x55 }, + { 0xa1, 0x50 }, + { 0xa4, 0x9c }, + { 0xa7, 0x02 }, + { 0xa8, 0x01 }, + { 0xa9, 0x01 }, + { 0xaa, 0xfc }, + { 0xab, 0x28 }, + { 0xac, 0x06 }, + { 0xad, 0x06 }, + { 0xae, 0x06 }, + { 0xaf, 0x03 }, + { 0xb0, 0x08 }, + { 0xb1, 0x26 }, + { 0xb2, 0x28 }, + { 0xb3, 0x28 }, + { 0xb4, 0x03 }, + { 0xb5, 0x08 }, + { 0xb6, 0x26 }, + { 0xb7, 0x08 }, + { 0xb8, 0x26 }, + // EXTC Command set enable, select page 2 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x02 }, + // Set gray scale voltage to adjust gamma + { 0xb0, 0x02 }, // PGAMVR0 + { 0xb1, 0x0f }, // PGAMVR1 + { 0xb2, 0x11 }, // PGAMVR2 + { 0xb3, 0x32 }, // PGAMVR3 + { 0xb4, 0x36 }, // PGAMVR4 + { 0xb5, 0x3c }, // PGAMVR5 + { 0xb6, 0x20 }, // PGAMPR0 + { 0xb7, 0x3e }, // PGAMPR1 + { 0xb8, 0x0e }, // PGAMPK0 + { 0xb9, 0x05 }, // PGAMPK1 + { 0xba, 0x11 }, // PGAMPK2 + { 0xbb, 0x11 }, // PGAMPK3 + { 0xbc, 0x13 }, // PGAMPK4 + { 0xbd, 0x14 }, // PGAMPK5 + { 0xbe, 0x16 }, // PGAMPK6 + { 0xbf, 0x0e }, // PGAMPK7 + { 0xc0, 0x17 }, // PGAMPK8 + { 0xc1, 0x07 }, // PGAMPK9 + { 0xd0, 0x02 }, // NGAMVR0 + { 0xd1, 0x10 }, // NGAMVR0 + { 0xd2, 0x12 }, // NGAMVR1 + { 0xd3, 0x33 }, // NGAMVR2 + { 0xd4, 0x36 }, // NGAMVR3 + { 0xd5, 0x3c }, // NGAMVR4 + { 0xd6, 0x20 }, // NGAMPR0 + { 0xd7, 0x3e }, // NGAMPR1 + { 0xd8, 0x0d }, // NGAMPK0 + { 0xd9, 0x05 }, // NGAMPK1 + { 0xda, 0x12 }, // NGAMPK2 + { 0xdb, 0x11 }, // NGAMPK3 + { 0xdc, 0x14 }, // NGAMPK4 + { 0xdd, 0x14 }, // NGAMPK5 + { 0xde, 0x18 }, // NGAMPK6 + { 0xdf, 0x0f }, // NGAMPK7 + { 0xe0, 0x17 }, // NGAMPK8 + { 0xe1, 0x08 }, // NGAMPK9 + // EXTC Command set enable, select page 3 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x03 }, + // Set various timing settings + { 0x07, 0x03 }, // GIP_VST_8 + { 0x08, 0x00 }, // GIP_VST_9 + { 0x09, 0x01 }, // GIP_VST_10 + { 0x30, 0x00 }, // GIP_CLK_1 + { 0x31, 0x00 }, // GIP_CLK_2 + { 0x32, 0x00 }, // GIP_CLK_3 + { 0x33, 0x00 }, // GIP_CLK_4 + { 0x34, 0x61 }, // GIP_CLK_5 + { 0x35, 0xd4 }, // GIP_CLK_6 + { 0x36, 0x24 }, // GIP_CLK_7 + { 0x37, 0x03 }, // GIP_CLK_8 + { 0x40, 0x02 }, // GIP_CLKA_1 + { 0x41, 0x03 }, // GIP_CLKA_2 + { 0x42, 0x04 }, // GIP_CLKA_3 + { 0x43, 0x05 }, // GIP_CLKA_4 + { 0x44, 0x11 }, // GIP_CLKA_5 + { 0x45, 0xe6 }, // GIP_CLKA_6 + { 0x46, 0xe7 }, // GIP_CLKA_7 + { 0x47, 0x11 }, // GIP_CLKA_8 + { 0x48, 0xe8 }, // GIP_CLKA_9 + { 0x49, 0xe9 }, // GIP_CLKA_10 + { 0x50, 0x06 }, // GIP_CLKB_1 + { 0x51, 0x07 }, // GIP_CLKB_2 + { 0x52, 0x08 }, // GIP_CLKB_3 + { 0x53, 0x09 }, // GIP_CLKB_4 + { 0x54, 0x11 }, // GIP_CLKB_5 + { 0x55, 0xea }, // GIP_CLKB_6 + { 0x56, 0xeb }, // GIP_CLKB_7 + { 0x57, 0x11 }, // GIP_CLKB_8 + { 0x58, 0xec }, // GIP_CLKB_9 + { 0x59, 0xed }, // GIP_CLKB_10 + // Map internal GOA signals to GOA output pad + { 0x82, 0x00 }, // PANELU2D3 + { 0x83, 0x00 }, // PANELU2D4 + { 0x84, 0x02 }, // PANELU2D5 + { 0x85, 0x00 }, // PANELU2D6 + { 0x86, 0x1f }, // PANELU2D7 + { 0x87, 0x00 }, // PANELU2D8 + { 0x88, 0x1f }, // PANELU2D9 + { 0x89, 0x0e }, // PANELU2D10 + { 0x8a, 0x0e }, // PANELU2D11 + { 0x8b, 0x10 }, // PANELU2D12 + { 0x8c, 0x10 }, // PANELU2D13 + { 0x8d, 0x0a }, // PANELU2D14 + { 0x8e, 0x0a }, // PANELU2D15 + { 0x8f, 0x0c }, // PANELU2D16 + { 0x90, 0x0c }, // PANELU2D17 + { 0x98, 0x00 }, // PANELU2D25 + { 0x99, 0x00 }, // PANELU2D26 + { 0x9a, 0x01 }, // PANELU2D27 + { 0x9b, 0x00 }, // PANELU2D28 + { 0x9c, 0x1f }, // PANELU2D29 + { 0x9d, 0x00 }, // PANELU2D30 + { 0x9e, 0x1f }, // PANELU2D31 + { 0x9f, 0x0d }, // PANELU2D32 + { 0xa0, 0x0d }, // PANELU2D33 + { 0xa1, 0x0f }, // PANELU2D34 + { 0xa2, 0x0f }, // PANELU2D35 + { 0xa3, 0x09 }, // PANELU2D36 + { 0xa4, 0x09 }, // PANELU2D37 + { 0xa5, 0x0b }, // PANELU2D38 + { 0xa6, 0x0b }, // PANELU2D39 + // EXTC Command set enable, select page 0 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x00 }, + // Interface Pixel Format + { 0x3a, 0x77 }, + // Display Access Control + { 0x36, 0x0a }, // bgr = 1, ss = 1, gs = 0 +}; + static inline struct nv3052c *to_nv3052c(struct drm_panel *panel) { return container_of(panel, struct nv3052c, panel); @@ -881,6 +1031,21 @@ static const struct drm_display_mode wl_355608_a8_mode[] = { }, }; +static const struct drm_display_mode ylm_lbv0345001h_v2_mode[] = { + { + .clock = 24000, + .hdisplay = 640, + .hsync_start = 640 + 84, + .hsync_end = 640 + 84 + 20, + .htotal = 640 + 84 + 20 + 26, + .vdisplay = 480, + .vsync_start = 480 + 32, + .vsync_end = 480 + 32 + 4, + .vtotal = 480 + 32 + 4 + 5, + .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC, + }, +}; + static const struct nv3052c_panel_info ltk035c5444t_panel_info = { .display_modes = ltk035c5444t_modes, .num_modes = ARRAY_SIZE(ltk035c5444t_modes), @@ -914,10 +1079,22 @@ static const struct nv3052c_panel_info wl_355608_a8_panel_info = { .panel_regs_len = ARRAY_SIZE(wl_355608_a8_panel_regs), }; +static const struct nv3052c_panel_info ylm_lbv0345001h_v2_panel_info = { + .display_modes = ylm_lbv0345001h_v2_mode, + .num_modes = ARRAY_SIZE(ylm_lbv0345001h_v2_mode), + .width_mm = 70, + .height_mm = 53, + .bus_format = MEDIA_BUS_FMT_RGB888_1X24, + .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE, + .panel_regs = ylm_lbv0345001h_v2_panel_regs, + .panel_regs_len = ARRAY_SIZE(ylm_lbv0345001h_v2_panel_regs), +}; + static const struct spi_device_id nv3052c_ids[] = { { "ltk035c5444t", }, { "fs035vg158", }, { "rg35xx-plus-panel", }, + { "rg35xx-plus-rev6-panel", }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(spi, nv3052c_ids); @@ -926,6 +1103,7 @@ static const struct of_device_id nv3052c_of_match[] = { { .compatible = "leadtek,ltk035c5444t", .data = <k035c5444t_panel_info }, { .compatible = "fascontek,fs035vg158", .data = &fs035vg158_panel_info }, { .compatible = "anbernic,rg35xx-plus-panel", .data = &wl_355608_a8_panel_info }, + { .compatible = "anbernic,rg35xx-plus-rev6-panel", .data = &ylm_lbv0345001h_v2_panel_info }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, nv3052c_of_match); From patchwork Sun Nov 24 08:02:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hironori KIKUCHI X-Patchwork-Id: 13884005 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D4E5EE668A1 for ; Sun, 24 Nov 2024 08:03:14 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 4225B10E2A4; Sun, 24 Nov 2024 08:03:14 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="frDubxfH"; dkim-atps=neutral Received: from mail-pj1-f46.google.com (mail-pj1-f46.google.com [209.85.216.46]) by gabe.freedesktop.org (Postfix) with ESMTPS id A152F10E198 for ; Sun, 24 Nov 2024 08:03:13 +0000 (UTC) Received: by mail-pj1-f46.google.com with SMTP id 98e67ed59e1d1-2eb1433958dso1563839a91.2 for ; Sun, 24 Nov 2024 00:03:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732435393; x=1733040193; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=iyN3lb5o5xZdLZFjo/taUmbi+nBHaQ8I8tpHgqQH4t0=; b=frDubxfHuCc4fEt70w8XKguZOdMMz14lT3n/bbIR/e/Kab19JURQLzK/TPISI8AEpj qqi3J8GEqwhq1thT4JRtR8PhigN4hSvXbrEGD1foulirDvD4fAiI+FhkASB0W4l79vF6 Uep7k10Zwtz634yh2T34NyHgSexLhYmr82pBeVjmUSnqtGQVbBaK2/KY5/zODH3oS5Ei chTy2Ru3K7VIVV6e/fhWJ9AcsGGp94pMR4Q0N0ReWVibFlecf8K7asJ+VRkXsHBSyihV spyROKZS86OkWlLwzFVhj+Wv/aNzcD+QUejn7L+43oIlZLhgtXUmygWEjpekR1Fyz21i 5A8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732435393; x=1733040193; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iyN3lb5o5xZdLZFjo/taUmbi+nBHaQ8I8tpHgqQH4t0=; b=YfhWOw40nPFwcOYTEo2jc1HYI0Vc8UvrqmzOuBogu3n/IiSrVdfiDUe7UJUPZUMABe c6iBElMHwjybSmUBfKatDYvd6lbFbhhsd8bfJtbx8e5XyYZRydIq06f7q8g466hfxjjQ TP7EYBn2I/kE5zWou7r8DFt39qU3BY8lmAMzfyLhN65Qoci8AOM/equTyeOoYnBhsrqL 0xUjpXWZ2CdEREF7qPrgn2DCYHiCWTJzi2YgobEKvZdIGjnGqD6TE6WY/titPJRwWJ6A X9mrR4wZK3kGRQNNvfV+3jEgvoBmKK5GbJn5RbO6KoU6TRhSUJOOT7man1baaWDqExeg ntSA== X-Forwarded-Encrypted: i=1; AJvYcCWTchTDu8NpWVn5XDN0gnMuuyEkXQ1GIJOdgod5eKcOFqhg99GqN//9qLXvS4E+oB3bTVcKgn8eKDw=@lists.freedesktop.org X-Gm-Message-State: AOJu0YyAioL+/5svOu2PPU3KjlTS0y4IKK0Nuyxw358KKHL7kanO19rp HghSIra7IKN2wsNvSFUrAwIXFAzXXlfm9pGiUvi3Ro8RKu43SOVp X-Gm-Gg: ASbGncumb/nGwhNQwZW7fagm+8RM/S6zz/0hvGhwDy9IUkUlFn/yfP8b6AosTtTDgNu AMJEb+u5Ut9Kclp7z0Uqsl28xcA1xCc1OHwlzfUWS33vPUwwlymcbQ7Mskk6M8fAUwu35LDGZXG PyuIq9yKVTaKAto4p7FTUP2gTzD/fvsD+Tw3AHSFk4QI7cBamk1jet6SflY/FdAhkG9xz+NvjyL QVyh4/6AspVsp6XIw8TST4JDlyBEzZtTCWLhB6l4csPlJs9RUpCdXx14uPBr5k= X-Google-Smtp-Source: AGHT+IHm7fTQFFW7HR2+//ajs5yB9voo7Vxd8MOCqrw1gY2F4ee0ZrKdNLDFYAHMj9ASYYKS7Gb1JQ== X-Received: by 2002:a17:90b:17c8:b0:2ea:8e42:c46 with SMTP id 98e67ed59e1d1-2eb0d50eb9dmr12049101a91.0.1732435393155; Sun, 24 Nov 2024 00:03:13 -0800 (PST) Received: from noel.flets-west.jp ([2405:6586:4480:a10:fa8f:7c3e:835f:c642]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2ead03de6f6sm7956708a91.34.2024.11.24.00.03.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 00:03:12 -0800 (PST) From: Hironori KIKUCHI To: linux-kernel@vger.kernel.org Cc: Hironori KIKUCHI , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Cercueil , Christophe Branchereau , Ryan Walklin , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org Subject: [PATCH 3/6] dt-bindings: display: panel: Add a panel for RG40XX series Date: Sun, 24 Nov 2024 17:02:14 +0900 Message-ID: <20241124080220.1657238-4-kikuchan98@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241124080220.1657238-1-kikuchan98@gmail.com> References: <20241124080220.1657238-1-kikuchan98@gmail.com> MIME-Version: 1.0 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a display panel used in the Anbernic RG40XX series (H and V), a handheld gaming device from Anbernic. It is 4.00 inches in size (diagonally) with a resolution of 640x480. Signed-off-by: Hironori KIKUCHI --- .../display/panel/anbernic,rg40xx-panel.yaml | 60 +++++++++++++++++++ 1 file changed, 60 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/panel/anbernic,rg40xx-panel.yaml diff --git a/Documentation/devicetree/bindings/display/panel/anbernic,rg40xx-panel.yaml b/Documentation/devicetree/bindings/display/panel/anbernic,rg40xx-panel.yaml new file mode 100644 index 00000000000..bec5363e1d5 --- /dev/null +++ b/Documentation/devicetree/bindings/display/panel/anbernic,rg40xx-panel.yaml @@ -0,0 +1,60 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/panel/anbernic,rg40xx-panel.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Anbernic RG40XX series (YLM-LBV0400001X-V1) 4.00" 640x480 24-bit IPS LCD panel + +maintainers: + - Hironori KIKUCHI + +allOf: + - $ref: panel-common.yaml# + - $ref: /schemas/spi/spi-peripheral-props.yaml# + +properties: + compatible: + const: anbernic,rg40xx-panel + + reg: + maxItems: 1 + + spi-3wire: true + +required: + - compatible + - reg + - port + - power-supply + - reset-gpios + +unevaluatedProperties: false + +examples: + - | + #include + + spi { + #address-cells = <1>; + #size-cells = <0>; + + panel@0 { + compatible = "anbernic,rg40xx-panel"; + reg = <0>; + + spi-3wire; + spi-max-frequency = <3125000>; + + reset-gpios = <&pio 8 14 GPIO_ACTIVE_LOW>; // PI14 + + backlight = <&backlight>; + power-supply = <®_lcd>; + + port { + endpoint { + remote-endpoint = <&tcon_lcd0_out_lcd>; + }; + }; + }; + }; From patchwork Sun Nov 24 08:02:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hironori KIKUCHI X-Patchwork-Id: 13884006 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 96921E668A0 for ; Sun, 24 Nov 2024 08:03:19 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 22B7E10E2C6; Sun, 24 Nov 2024 08:03:19 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="kofLxLMF"; dkim-atps=neutral Received: from mail-pj1-f43.google.com (mail-pj1-f43.google.com [209.85.216.43]) by gabe.freedesktop.org (Postfix) with ESMTPS id A04BB10E2C6 for ; Sun, 24 Nov 2024 08:03:17 +0000 (UTC) Received: by mail-pj1-f43.google.com with SMTP id 98e67ed59e1d1-2ea6f821decso2998117a91.1 for ; Sun, 24 Nov 2024 00:03:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732435397; x=1733040197; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6C0VSpqHJ4qDm/QynyM6hHlMGBr/aZVtEWrJLfbsX/Y=; b=kofLxLMFnQmnouFhjAevYsSSzadXhELGnYRAwjfac5YCIIIPG7IC5coDac4NEco+zI 7RpzfAdJ1sIRDxyNt/sVFu6z9LOZ4Tt4EpaT63vkotCoNhM8sP2c92IYsH7ITIH1gDYv LEFE/LdbHRUFS7n1AU7CbrAGT3Xlk8RFYVczJm0Et9ihB1Y00kPcY5+D9TM9FDOJhRNt 0pII61ekEl+k+H+gMBPYw9qZKpEncNK2BrECLWXnxEEhbBQe2jp7PX4HnF//PVSiePRw 7bRX6jAsnMtEZ2ktCEPRdibxDQ2QAUCBUOwumQ/yeT9qsuhEF8n+iB2Hoq02YGclIMiY vpRQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732435397; x=1733040197; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6C0VSpqHJ4qDm/QynyM6hHlMGBr/aZVtEWrJLfbsX/Y=; b=TG6KbqPqQfWzYk1+MsMfNibi7Xrc73jeg+TXlPvLDpvNZwAkGza5r8Ion8ofuKxNo2 nQh3S3qcnKV+nW04tyCFVfpWTrakC9AysXdGSdvNbWwR+nej/sat5/aqrhxOFk+tZHX8 gt+r40vBzk6MRppJgrsXpib0zAqVWrGXxNBsmbGMCuB4lgnlAXQs9y/U47R2gaBQW8hL 4/vZitzudby4UeLWNHamKHQD4JtQ/foYKu8d3DD3BNrMjFCFL4mg897Xxn16N0eD71iF AU9D4diOyVi273+8TUBYiaHptkHR6+LG6zJMJmnUM43A7H8z6/A36rNHA9mIRgN8ywk6 eCaw== X-Forwarded-Encrypted: i=1; AJvYcCUbCBbRPK3pReSLadhDujvMVQCLXVx6mRYTa29j1zqlU2Ow11baWe30zIeGuAS6MfvqC8n6Iatxt+U=@lists.freedesktop.org X-Gm-Message-State: AOJu0Yx6h3tM5Jdx/4w4EW0m7TngkJ2hZa9NozEhZO4r5Mt/yoHUCpZI QigRG2X2YVPeaOsEQBweegshoag5rddxmR503ze8d09T4cTxRStq X-Gm-Gg: ASbGnct2VL81+lhwZLlULq5NIe5kRPagh5T1BHk26MFJ/MSP6h9Nou34gkHW2Fl8Zlj KmpvjfROJv9euz8nmlDGwUFQvlHXgG8aHq9+UGk3rfK9qByvhbIy7ENMJ7xOgh0aqNygj98cEoz HSDI53LpanGGSDRrWJ56IhSfYaEMK01BzBYdVMumVmjLsd56fMCou+wirMKvFlcSyhqwT5m0xxc mWtfyuO7iolZBerfQWz8hHiUXGjkE9NZBT0ifgXBtZ+Q6IjrKd68l9IKltWG/Q= X-Google-Smtp-Source: AGHT+IGe+c7w0mSssm11jhSDpPDgnKc+pnCl/8Vm/OFco3CDhxyb5AnDciU1Nf0Hh76biUY15o0iFQ== X-Received: by 2002:a17:90b:2e44:b0:2ea:a565:18b1 with SMTP id 98e67ed59e1d1-2eb0e02b6d6mr12150652a91.8.1732435397178; Sun, 24 Nov 2024 00:03:17 -0800 (PST) Received: from noel.flets-west.jp ([2405:6586:4480:a10:fa8f:7c3e:835f:c642]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2ead03de6f6sm7956708a91.34.2024.11.24.00.03.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 00:03:16 -0800 (PST) From: Hironori KIKUCHI To: linux-kernel@vger.kernel.org Cc: Hironori KIKUCHI , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Cercueil , Christophe Branchereau , Ryan Walklin , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org Subject: [PATCH 4/6] drm: panel: nv3052c: Add a panel for RG40XX series Date: Sun, 24 Nov 2024 17:02:15 +0900 Message-ID: <20241124080220.1657238-5-kikuchan98@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241124080220.1657238-1-kikuchan98@gmail.com> References: <20241124080220.1657238-1-kikuchan98@gmail.com> MIME-Version: 1.0 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a display panel used in the Anbernic RG40XX series (H and V), a handheld gaming device from Anbernic. It is 4.00 inches in size (diagonally) with a resolution of 640x480. Signed-off-by: Hironori KIKUCHI Tested-by: Philippe Simons --- .../gpu/drm/panel/panel-newvision-nv3052c.c | 212 ++++++++++++++++++ 1 file changed, 212 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-newvision-nv3052c.c b/drivers/gpu/drm/panel/panel-newvision-nv3052c.c index 166393ccfed..5a7cf6cb8be 100644 --- a/drivers/gpu/drm/panel/panel-newvision-nv3052c.c +++ b/drivers/gpu/drm/panel/panel-newvision-nv3052c.c @@ -779,6 +779,190 @@ static const struct nv3052c_reg ylm_lbv0345001h_v2_panel_regs[] = { { 0x36, 0x0a }, // bgr = 1, ss = 1, gs = 0 }; +static const struct nv3052c_reg ylm_lbv0400001x_v1_panel_regs[] = { + // EXTC Command set enable, select page 1 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x01 }, + // Mostly unknown registers + { 0xe3, 0x00 }, + { 0x0a, 0x01 }, // WRMADC_EN + { 0x23, 0x00 }, // RGB interface control: DE+SYNC MODE PCLK-N + { 0x25, 0x14 }, + { 0x28, 0x47 }, + { 0x29, 0x01 }, + { 0x2a, 0xdf }, + { 0x38, 0x9c }, // VCOM_ADJ1 + { 0x39, 0xa7 }, // VCOM_ADJ2 + { 0x3a, 0x47 }, // VCOM_ADJ3 + { 0x91, 0x77 }, // EXTPW_CTRL2 + { 0x92, 0x77 }, // EXTPW_CTRL3 + { 0x99, 0x52 }, // PUMP_CTRL2 + { 0x9b, 0x5b }, // PUMP_CTRL4 + { 0xa0, 0x55 }, + { 0xa1, 0x50 }, + { 0xa4, 0x9c }, + { 0xa7, 0x02 }, + { 0xa8, 0x01 }, + { 0xa9, 0x01 }, + { 0xaa, 0xfc }, + { 0xab, 0x28 }, + { 0xac, 0x06 }, + { 0xad, 0x06 }, + { 0xae, 0x06 }, + { 0xaf, 0x03 }, + { 0xb0, 0x08 }, + { 0xb1, 0x26 }, + { 0xb2, 0x28 }, + { 0xb3, 0x28 }, + { 0xb4, 0x03 }, + { 0xb5, 0x08 }, + { 0xb6, 0x26 }, + { 0xb7, 0x08 }, + { 0xb8, 0x26 }, + // EXTC Command set enable, select page 2 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x02 }, + // Set gray scale voltage to adjust gamma + { 0xb0, 0x05 }, // PGAMVR0 + { 0xb1, 0x12 }, // PGAMVR1 + { 0xb2, 0x13 }, // PGAMVR2 + { 0xb3, 0x2c }, // PGAMVR3 + { 0xb4, 0x2a }, // PGAMVR4 + { 0xb5, 0x37 }, // PGAMVR5 + { 0xb6, 0x27 }, // PGAMPR0 + { 0xb7, 0x42 }, // PGAMPR1 + { 0xb8, 0x0f }, // PGAMPK0 + { 0xb9, 0x06 }, // PGAMPK1 + { 0xba, 0x12 }, // PGAMPK2 + { 0xbb, 0x12 }, // PGAMPK3 + { 0xbc, 0x13 }, // PGAMPK4 + { 0xbd, 0x15 }, // PGAMPK5 + { 0xbe, 0x1b }, // PGAMPK6 + { 0xbf, 0x14 }, // PGAMPK7 + { 0xc0, 0x1d }, // PGAMPK8 + { 0xc1, 0x09 }, // PGAMPK9 + { 0xd0, 0x02 }, // NGAMVR0 + { 0xd1, 0x1c }, // NGAMVR0 + { 0xd2, 0x1d }, // NGAMVR1 + { 0xd3, 0x36 }, // NGAMVR2 + { 0xd4, 0x34 }, // NGAMVR3 + { 0xd5, 0x32 }, // NGAMVR4 + { 0xd6, 0x25 }, // NGAMPR0 + { 0xd7, 0x40 }, // NGAMPR1 + { 0xd8, 0x0d }, // NGAMPK0 + { 0xd9, 0x04 }, // NGAMPK1 + { 0xda, 0x12 }, // NGAMPK2 + { 0xdb, 0x12 }, // NGAMPK3 + { 0xdc, 0x13 }, // NGAMPK4 + { 0xdd, 0x15 }, // NGAMPK5 + { 0xde, 0x15 }, // NGAMPK6 + { 0xdf, 0x0c }, // NGAMPK7 + { 0xe0, 0x13 }, // NGAMPK8 + { 0xe1, 0x07 }, // NGAMPK9 + // EXTC Command set enable, select page 3 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x03 }, + // Set various timing settings + { 0x08, 0x0a }, // GIP_VST_9 + { 0x09, 0x0b }, // GIP_VST_10 + { 0x30, 0x00 }, // GIP_CLK_1 + { 0x31, 0x00 }, // GIP_CLK_2 + { 0x32, 0x00 }, // GIP_CLK_3 + { 0x33, 0x00 }, // GIP_CLK_4 + { 0x34, 0x61 }, // GIP_CLK_5 + { 0x35, 0xd4 }, // GIP_CLK_6 + { 0x36, 0x24 }, // GIP_CLK_7 + { 0x37, 0x03 }, // GIP_CLK_8 + { 0x40, 0x0d }, // GIP_CLKA_1 + { 0x41, 0x0e }, // GIP_CLKA_2 + { 0x42, 0x0f }, // GIP_CLKA_3 + { 0x43, 0x10 }, // GIP_CLKA_4 + { 0x44, 0x11 }, // GIP_CLKA_5 + { 0x45, 0xf4 }, // GIP_CLKA_6 + { 0x46, 0xf5 }, // GIP_CLKA_7 + { 0x47, 0x11 }, // GIP_CLKA_8 + { 0x48, 0xf6 }, // GIP_CLKA_9 + { 0x49, 0xf7 }, // GIP_CLKA_10 + { 0x50, 0x11 }, // GIP_CLKB_1 + { 0x51, 0x12 }, // GIP_CLKB_2 + { 0x52, 0x13 }, // GIP_CLKB_3 + { 0x53, 0x14 }, // GIP_CLKB_4 + { 0x54, 0x11 }, // GIP_CLKB_5 + { 0x55, 0xf8 }, // GIP_CLKB_6 + { 0x56, 0xf9 }, // GIP_CLKB_7 + { 0x57, 0x11 }, // GIP_CLKB_8 + { 0x58, 0xfa }, // GIP_CLKB_9 + { 0x59, 0xfb }, // GIP_CLKB_10 + { 0x60, 0x05 }, // GIP_CLKC_1 + { 0x61, 0x05 }, // GIP_CLKC_2 + { 0x65, 0x0a }, // GIP_CLKC_6 + { 0x66, 0x0a }, // GIP_CLKC_7 + // Map internal GOA signals to GOA output pad + { 0x82, 0x1e }, // PANELU2D3 + { 0x83, 0x1f }, // PANELU2D4 + { 0x84, 0x11 }, // PANELU2D5 + { 0x85, 0x02 }, // PANELU2D6 + { 0x86, 0x1e }, // PANELU2D7 + { 0x87, 0x1e }, // PANELU2D8 + { 0x88, 0x1f }, // PANELU2D9 + { 0x89, 0x0e }, // PANELU2D10 + { 0x8a, 0x0e }, // PANELU2D11 + { 0x8b, 0x10 }, // PANELU2D12 + { 0x8c, 0x10 }, // PANELU2D13 + { 0x8d, 0x0a }, // PANELU2D14 + { 0x8e, 0x0a }, // PANELU2D15 + { 0x8f, 0x0c }, // PANELU2D16 + { 0x90, 0x0c }, // PANELU2D17 + { 0x98, 0x1e }, // PANELU2D25 + { 0x99, 0x1f }, // PANELU2D26 + { 0x9a, 0x11 }, // PANELU2D27 + { 0x9b, 0x01 }, // PANELU2D28 + { 0x9c, 0x1e }, // PANELU2D29 + { 0x9d, 0x1e }, // PANELU2D30 + { 0x9e, 0x1f }, // PANELU2D31 + { 0x9f, 0x0d }, // PANELU2D32 + { 0xa0, 0x0d }, // PANELU2D33 + { 0xa1, 0x0f }, // PANELU2D34 + { 0xa2, 0x0f }, // PANELU2D35 + { 0xa3, 0x09 }, // PANELU2D36 + { 0xa4, 0x09 }, // PANELU2D37 + { 0xa5, 0x0b }, // PANELU2D38 + { 0xa6, 0x0b }, // PANELU2D39 + { 0xb2, 0x1f }, // PANELD2U3 + { 0xb3, 0x1e }, // PANELD2U4 + { 0xb4, 0x11 }, // PANELD2U5 + { 0xb5, 0x01 }, // PANELD2U6 + { 0xb6, 0x1e }, // PANELD2U7 + { 0xb7, 0x1e }, // PANELD2U8 + { 0xb8, 0x1f }, // PANELD2U9 + { 0xb9, 0x0b }, // PANELD2U10 + { 0xba, 0x0b }, // PANELD2U11 + { 0xbb, 0x09 }, // PANELD2U12 + { 0xbc, 0x09 }, // PANELD2U13 + { 0xbd, 0x0f }, // PANELD2U14 + { 0xbe, 0x0f }, // PANELD2U15 + { 0xbf, 0x0d }, // PANELD2U16 + { 0xc0, 0x0d }, // PANELD2U17 + { 0xc8, 0x1f }, // PANELD2U25 + { 0xc9, 0x1e }, // PANELD2U26 + { 0xca, 0x11 }, // PANELD2U27 + { 0xcb, 0x02 }, // PANELD2U28 + { 0xcc, 0x1e }, // PANELD2U29 + { 0xcd, 0x1e }, // PANELD2U30 + { 0xce, 0x1f }, // PANELD2U31 + { 0xcf, 0x0c }, // PANELD2U32 + { 0xd0, 0x0c }, // PANELD2U33 + { 0xd1, 0x0a }, // PANELD2U34 + { 0xd2, 0x0a }, // PANELD2U35 + { 0xd3, 0x10 }, // PANELD2U36 + { 0xd4, 0x10 }, // PANELD2U37 + { 0xd5, 0x0e }, // PANELD2U38 + { 0xd6, 0x0e }, // PANELD2U39 + // EXTC Command set enable, select page 0 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x00 }, + // Interface Pixel Format + { 0x3a, 0x77 }, + // Display Access Control + { 0x36, 0x0a }, // bgr = 1, ss = 1, gs = 0 +}; + static inline struct nv3052c *to_nv3052c(struct drm_panel *panel) { return container_of(panel, struct nv3052c, panel); @@ -1046,6 +1230,21 @@ static const struct drm_display_mode ylm_lbv0345001h_v2_mode[] = { }, }; +static const struct drm_display_mode ylm_lbv0400001x_v1_mode[] = { + { + .clock = 24000, + .hdisplay = 640, + .hsync_start = 640 + 84, + .hsync_end = 640 + 84 + 20, + .htotal = 640 + 84 + 20 + 26, + .vdisplay = 480, + .vsync_start = 480 + 20, + .vsync_end = 480 + 20 + 4, + .vtotal = 480 + 20 + 4 + 16, + .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC, + }, +}; + static const struct nv3052c_panel_info ltk035c5444t_panel_info = { .display_modes = ltk035c5444t_modes, .num_modes = ARRAY_SIZE(ltk035c5444t_modes), @@ -1090,11 +1289,23 @@ static const struct nv3052c_panel_info ylm_lbv0345001h_v2_panel_info = { .panel_regs_len = ARRAY_SIZE(ylm_lbv0345001h_v2_panel_regs), }; +static const struct nv3052c_panel_info ylm_lbv0400001x_v1_panel_info = { + .display_modes = ylm_lbv0400001x_v1_mode, + .num_modes = ARRAY_SIZE(ylm_lbv0400001x_v1_mode), + .width_mm = 81, + .height_mm = 61, + .bus_format = MEDIA_BUS_FMT_RGB888_1X24, + .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE, + .panel_regs = ylm_lbv0400001x_v1_panel_regs, + .panel_regs_len = ARRAY_SIZE(ylm_lbv0400001x_v1_panel_regs), +}; + static const struct spi_device_id nv3052c_ids[] = { { "ltk035c5444t", }, { "fs035vg158", }, { "rg35xx-plus-panel", }, { "rg35xx-plus-rev6-panel", }, + { "rg40xx-panel", }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(spi, nv3052c_ids); @@ -1104,6 +1315,7 @@ static const struct of_device_id nv3052c_of_match[] = { { .compatible = "fascontek,fs035vg158", .data = &fs035vg158_panel_info }, { .compatible = "anbernic,rg35xx-plus-panel", .data = &wl_355608_a8_panel_info }, { .compatible = "anbernic,rg35xx-plus-rev6-panel", .data = &ylm_lbv0345001h_v2_panel_info }, + { .compatible = "anbernic,rg40xx-panel", .data = &ylm_lbv0400001x_v1_panel_info }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, nv3052c_of_match); From patchwork Sun Nov 24 08:02:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hironori KIKUCHI X-Patchwork-Id: 13884007 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 1BF43E668A0 for ; Sun, 24 Nov 2024 08:03:24 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 93E2410E198; Sun, 24 Nov 2024 08:03:23 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="V652W+PV"; dkim-atps=neutral Received: from mail-pf1-f179.google.com (mail-pf1-f179.google.com [209.85.210.179]) by gabe.freedesktop.org (Postfix) with ESMTPS id E627F10E198 for ; Sun, 24 Nov 2024 08:03:21 +0000 (UTC) Received: by mail-pf1-f179.google.com with SMTP id d2e1a72fcca58-724f1004c79so768096b3a.2 for ; Sun, 24 Nov 2024 00:03:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732435401; x=1733040201; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2BH34sqlSKOe9iOZou+43GhfbA7c8h+EbLyzmlovlj4=; b=V652W+PVm+Jbv7XRzqWP/+9uKp3H1XT9l5svMWRH/yfv1znVUopz8EiAFu0MzgOBTL gmzsZwrdRMez4OXojJOGNwKke/QNaa28SdqVslM2UzJIWwbDraXUmuKZdnflhwegt2BU r8j/xX1kSE6hfMHAcoF2ahA1gMoEo8P1je4RM5klvy+FhM3wkUfpZxE02lDHA/jQ05fz uGrSE5CvOs46jisQV3WSuDMwBos8jOzT4VSQG2/GPkvh5LZmhdeRO9yT+/mFIX8hYFbm IDipx6PUTooeHrioKMRY4imLJfkHQ1mcE5ppqyexCxgst3JveRgUGvDr48ClDIy9v7rz E3uw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732435401; x=1733040201; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2BH34sqlSKOe9iOZou+43GhfbA7c8h+EbLyzmlovlj4=; b=NQy8uGMB6mpy8L5lJunnyyCVlybM5asQgRMr8RTzqRjkuXt3HsfB0+ghGHJxZrYKJm TZelDqg4KxmT0tycChiyVCjzH+ds9NDSL4ZUikkQnrRK9bLW8lcHAKcLs0MSMe1BQISL TiYzHyyJ6ZURR5gY97pPhZVei3/gU0ortWL5szcXkpkQ5H8HSL5laksJEVOG4Kvlu153 2kv9bHENJiaViA8dbxbjy92TJ0E2XVRPDnod6AqRX7GsYglrDmh+ED0nBQdips7v2diL HPUD2xDhVWUBp534gD/ktVXKHTahrHcqQ2SUqBBoc283JB9SzRBch4sVTmjfbv2i3s0w QpzA== X-Forwarded-Encrypted: i=1; AJvYcCWc8/0usYP/UfW4uqE0YO1MxwMaRACYdWbo5ER75IuVleDceE70+MattRI/CRzcmgpfLwX5sH9lD9A=@lists.freedesktop.org X-Gm-Message-State: AOJu0YxzbdqeYIYYS8oM02T/uUXN9A541XO2VOFTxYsJaOmWj6bxvqKC 3ugsa6n7euOodbbic5j5tigifkHnOAzMpDwtNT5w7ULopJfQTAzt X-Gm-Gg: ASbGncuvAiut6imsYzBTbpR3dB2CjedunFQTQEE9ecXpspxlx4NC/6B1i8C1zUA7IUO KqkdIyK/y7WTDk0QrBQBBSg2v1CByNBziLyXFKH5r7YygOXP9gQlp2dEBM+AaDl2NYxrK8AX0tR YjHm84lDgj6LK7lMdUh27rRo5kvuLkcoGhqxXQKeUMIzQ9XJLH9b7qLkQC2CxOEkBZsF6fG3RKA FgQ6ZDP8HAgkN/mrL8XH9eI/GEIbHY4QCzX3aWUI5xHe8+g1C/eblTeDp5hcoA= X-Google-Smtp-Source: AGHT+IGhvZ9kwy0Xr/geb5tz16xfptX1YZTk6nh2OmyjAzk03SO8bAiB+Y9rTFNC9wmMHaz163RmGw== X-Received: by 2002:a17:90b:17cd:b0:2ea:7368:3359 with SMTP id 98e67ed59e1d1-2eb0e126a6cmr10208596a91.5.1732435401445; Sun, 24 Nov 2024 00:03:21 -0800 (PST) Received: from noel.flets-west.jp ([2405:6586:4480:a10:fa8f:7c3e:835f:c642]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2ead03de6f6sm7956708a91.34.2024.11.24.00.03.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 00:03:20 -0800 (PST) From: Hironori KIKUCHI To: linux-kernel@vger.kernel.org Cc: Hironori KIKUCHI , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Cercueil , Christophe Branchereau , Ryan Walklin , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org Subject: [PATCH 5/6] dt-bindings: display: panel: Add a panel for RG CubeXX Date: Sun, 24 Nov 2024 17:02:16 +0900 Message-ID: <20241124080220.1657238-6-kikuchan98@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241124080220.1657238-1-kikuchan98@gmail.com> References: <20241124080220.1657238-1-kikuchan98@gmail.com> MIME-Version: 1.0 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a display panel used in the Anbernic RG CubeXX, a handheld gaming device from Anbernic. It is 3.95 inches in size (diagonally) with a resolution of 720x720. Signed-off-by: Hironori KIKUCHI --- .../panel/anbernic,rgcubexx-panel.yaml | 60 +++++++++++++++++++ 1 file changed, 60 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/panel/anbernic,rgcubexx-panel.yaml diff --git a/Documentation/devicetree/bindings/display/panel/anbernic,rgcubexx-panel.yaml b/Documentation/devicetree/bindings/display/panel/anbernic,rgcubexx-panel.yaml new file mode 100644 index 00000000000..47c5174fad2 --- /dev/null +++ b/Documentation/devicetree/bindings/display/panel/anbernic,rgcubexx-panel.yaml @@ -0,0 +1,60 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/panel/anbernic,rgcubexx-panel.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Anbernic RG CubeXX (YLM-LBN0395004H-V1) 3.95" 720x720 24-bit IPS LCD panel + +maintainers: + - Hironori KIKUCHI + +allOf: + - $ref: panel-common.yaml# + - $ref: /schemas/spi/spi-peripheral-props.yaml# + +properties: + compatible: + const: anbernic,rgcubexx-panel + + reg: + maxItems: 1 + + spi-3wire: true + +required: + - compatible + - reg + - port + - power-supply + - reset-gpios + +unevaluatedProperties: false + +examples: + - | + #include + + spi { + #address-cells = <1>; + #size-cells = <0>; + + panel@0 { + compatible = "anbernic,rgcubexx-panel"; + reg = <0>; + + spi-3wire; + spi-max-frequency = <3125000>; + + reset-gpios = <&pio 8 14 GPIO_ACTIVE_LOW>; // PI14 + + backlight = <&backlight>; + power-supply = <®_lcd>; + + port { + endpoint { + remote-endpoint = <&tcon_lcd0_out_lcd>; + }; + }; + }; + }; From patchwork Sun Nov 24 08:02:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hironori KIKUCHI X-Patchwork-Id: 13884008 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E2014E668A1 for ; Sun, 24 Nov 2024 08:03:27 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 5BB3410E31C; Sun, 24 Nov 2024 08:03:27 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="UTnbIwEc"; dkim-atps=neutral Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) by gabe.freedesktop.org (Postfix) with ESMTPS id F310810E31C for ; Sun, 24 Nov 2024 08:03:25 +0000 (UTC) Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-2ea4e9e6ef2so2798337a91.1 for ; Sun, 24 Nov 2024 00:03:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1732435405; x=1733040205; darn=lists.freedesktop.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MxPBOBd+6Ed9xkatjMkJJQxFqeLTkfs9bcOKmm2N2Vs=; b=UTnbIwEc0MAdXWQNhqqvCEwad3Rs4XC/SXGMu/a0sp6S+haizT64+GMLhdNeZJ2VLg k3olMd1AtQ0PTmpWDbcp67PmvpwLuL89M94ECehlVW5m9p5SHpyuA14E4diRBFNHLOxY vG/Q9xESxpA9wFH8JJxDHOGGB0Wp/z0EhF7sYTcxREjgq8L0yocPQS9EM3UHXPZMhPAH 7Cg3XqWOeGQSS/TqmTbAZUBN+drHPJIBFsDal9EduLqhrJvhKgd1iCDEEVv3hcJ+rLwd LwCmer2f7CxctPBhlNHNUXcamzNUplydArKz5BrKatuDy+SjtF9Y+ooHbEAsDwgmmeAW 0puw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732435405; x=1733040205; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MxPBOBd+6Ed9xkatjMkJJQxFqeLTkfs9bcOKmm2N2Vs=; b=s96hrkX6PjtvUDZl/7VuL0AB3E3ZrjZOwuhbP13lcH2F5g+Q81OTStzm6DCNfoNcLl SaPJ741lyT1dbsYqwhzBTISM6t4pzYpSdteu0Qfje0Xls+SAGoq4VoWVy0kjcm4mbfOg d2kXj1p6Io1fSj2BREfPeSbGWNgcxSqJRgW/1XE0TplsYI6YEtqr7bbo3rlTiYP6zwwf sP+Rk7U5hEUwWHAGD2Pb4KNyJsCbb32zrp7AdXTqEFfXGHBMmjols6OCMClVCw6vOaec KVMJHjdHzz+wEkBSmEbnAzRTL/2gqdf/rXD4doGiAMs093SMQNlJdJkSbJncGjf1k8Io j3bg== X-Forwarded-Encrypted: i=1; AJvYcCV6CJNHQg+fo+9iH9507i2ktRvcFig6tx/SlZZaq3iranNLufp1bYxboaWQcDLTTnMUqlIyrYaCUa8=@lists.freedesktop.org X-Gm-Message-State: AOJu0YwAVfvqaMCRJYKZDqlLmchRv02wBL7+KkqCEwvZvFvLIZxk8jtW ty/H8VjoFIa72MYswxu0x5iPCtgnR6XWwkDaeBdRWq/qTPKgRe8m X-Gm-Gg: ASbGncu1Bytu/i1miLkacl+jfr9+WmNn3vs8I9bKgAfB7rnP85ZNTohDmd1NpFsMvUh f0SvUWvSFlaJzjPFxLvXCvdf3jB4gtYNqXgxI8TzLD2bJQ4aY8e4eOs5zKN4qRDM2FqNi+721sP theCHrDtbRMJzAWcB3G4Hof/xdrFkzjz3QuNrYjj3bJD4SEWE+QPVTbYubG51yYgfapgVoQL9S8 uXVDwx8yTS/JNPVvkHBj0mB+5w8I06rMe5QhgarDXaSHvNRJmUh0cwpaAvxeFA= X-Google-Smtp-Source: AGHT+IFe3GZWneGawX4l12Zavw69tECcDmSfwFVctb4X1ic+vmFklHYNFAP8pxdvBF7i0bBGfsfO7g== X-Received: by 2002:a17:90b:3881:b0:2ea:a737:60ab with SMTP id 98e67ed59e1d1-2eb0e234ccbmr13443895a91.12.1732435405454; Sun, 24 Nov 2024 00:03:25 -0800 (PST) Received: from noel.flets-west.jp ([2405:6586:4480:a10:fa8f:7c3e:835f:c642]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2ead03de6f6sm7956708a91.34.2024.11.24.00.03.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Nov 2024 00:03:25 -0800 (PST) From: Hironori KIKUCHI To: linux-kernel@vger.kernel.org Cc: Hironori KIKUCHI , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Cercueil , Christophe Branchereau , Ryan Walklin , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org Subject: [PATCH 6/6] drm: panel: nv3052c: Add a panel for RG CubeXX Date: Sun, 24 Nov 2024 17:02:17 +0900 Message-ID: <20241124080220.1657238-7-kikuchan98@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241124080220.1657238-1-kikuchan98@gmail.com> References: <20241124080220.1657238-1-kikuchan98@gmail.com> MIME-Version: 1.0 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a display panel used in the Anbernic RG CubeXX, a handheld gaming device from Anbernic. It is 3.95 inches in size (diagonally) with a resolution of 720x720. Signed-off-by: Hironori KIKUCHI Tested-by: Philippe Simons --- .../gpu/drm/panel/panel-newvision-nv3052c.c | 198 ++++++++++++++++++ 1 file changed, 198 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-newvision-nv3052c.c b/drivers/gpu/drm/panel/panel-newvision-nv3052c.c index 5a7cf6cb8be..bd5be0b5e93 100644 --- a/drivers/gpu/drm/panel/panel-newvision-nv3052c.c +++ b/drivers/gpu/drm/panel/panel-newvision-nv3052c.c @@ -963,6 +963,176 @@ static const struct nv3052c_reg ylm_lbv0400001x_v1_panel_regs[] = { { 0x36, 0x0a }, // bgr = 1, ss = 1, gs = 0 }; +static const struct nv3052c_reg ylm_lbn0395004h_v1_panel_regs[] = { + // EXTC Command set enable, select page 1 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x01 }, + // Mostly unknown registers + { 0xe3, 0x00 }, + { 0x0a, 0x01 }, // WRMADC_EN + { 0x23, 0x00 }, // RGB interface control: DE+SYNC MODE PCLK-N + { 0x25, 0x14 }, + { 0x29, 0x02 }, + { 0x2a, 0xcf }, + { 0x38, 0x9c }, // VCOM_ADJ1 + { 0x39, 0xa7 }, // VCOM_ADJ2 + { 0x3a, 0x5f }, // VCOM_ADJ3 + { 0x91, 0x77 }, // EXTPW_CTRL2 + { 0x92, 0x77 }, // EXTPW_CTRL3 + { 0x99, 0x52 }, // PUMP_CTRL2 + { 0x9b, 0x5b }, // PUMP_CTRL4 + { 0xa0, 0x55 }, + { 0xa1, 0x50 }, + { 0xa4, 0x9c }, + { 0xa7, 0x02 }, + { 0xa8, 0x01 }, + { 0xa9, 0x01 }, + { 0xaa, 0xfc }, + { 0xab, 0x28 }, + { 0xac, 0x06 }, + { 0xad, 0x06 }, + { 0xae, 0x06 }, + { 0xaf, 0x03 }, + { 0xb0, 0x08 }, + { 0xb1, 0x26 }, + { 0xb2, 0x28 }, + { 0xb3, 0x28 }, + { 0xb4, 0x03 }, + { 0xb5, 0x08 }, + { 0xb6, 0x26 }, + { 0xb7, 0x08 }, + { 0xb8, 0x26 }, + // EXTC Command set enable, select page 2 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x02 }, + // Set gray scale voltage to adjust gamma + { 0xb0, 0x02 }, // PGAMVR0 + { 0xb1, 0x11 }, // PGAMVR1 + { 0xb2, 0x12 }, // PGAMVR2 + { 0xb3, 0x2e }, // PGAMVR3 + { 0xb4, 0x30 }, // PGAMVR4 + { 0xb5, 0x37 }, // PGAMVR5 + { 0xb6, 0x1c }, // PGAMPR0 + { 0xb7, 0x39 }, // PGAMPR1 + { 0xb8, 0x08 }, // PGAMPK0 + { 0xb9, 0x00 }, // PGAMPK1 + { 0xba, 0x12 }, // PGAMPK2 + { 0xbb, 0x12 }, // PGAMPK3 + { 0xbc, 0x14 }, // PGAMPK4 + { 0xbd, 0x15 }, // PGAMPK5 + { 0xbe, 0x16 }, // PGAMPK6 + { 0xbf, 0x0d }, // PGAMPK7 + { 0xc0, 0x15 }, // PGAMPK8 + { 0xc1, 0x04 }, // PGAMPK9 + { 0xd0, 0x05 }, // NGAMVR0 + { 0xd1, 0x07 }, // NGAMVR0 + { 0xd2, 0x08 }, // NGAMVR1 + { 0xd3, 0x30 }, // NGAMVR2 + { 0xd4, 0x2e }, // NGAMVR3 + { 0xd5, 0x32 }, // NGAMVR4 + { 0xd6, 0x1c }, // NGAMPR0 + { 0xd7, 0x3b }, // NGAMPR1 + { 0xd8, 0x10 }, // NGAMPK0 + { 0xd9, 0x06 }, // NGAMPK1 + { 0xda, 0x12 }, // NGAMPK2 + { 0xdb, 0x12 }, // NGAMPK3 + { 0xdc, 0x14 }, // NGAMPK4 + { 0xdd, 0x15 }, // NGAMPK5 + { 0xde, 0x18 }, // NGAMPK6 + { 0xdf, 0x0f }, // NGAMPK7 + { 0xe0, 0x17 }, // NGAMPK8 + { 0xe1, 0x0a }, // NGAMPK9 + // EXTC Command set enable, select page 3 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x03 }, + // Set various timing settings + { 0x08, 0x09 }, // GIP_VST_9 + { 0x09, 0x0a }, // GIP_VST_10 + { 0x0a, 0x0b }, // GIP_VST_11 + { 0x0b, 0x0c }, // GIP_VST_12 + { 0x28, 0x22 }, // GIP_VEND_9 + { 0x2a, 0xec }, // GIP_VEND_11 + { 0x2b, 0xec }, // GIP_VEND_12 + { 0x30, 0x00 }, // GIP_CLK_1 + { 0x31, 0x00 }, // GIP_CLK_2 + { 0x32, 0x00 }, // GIP_CLK_3 + { 0x33, 0x00 }, // GIP_CLK_4 + { 0x34, 0x61 }, // GIP_CLK_5 + { 0x35, 0xd4 }, // GIP_CLK_6 + { 0x36, 0x24 }, // GIP_CLK_7 + { 0x37, 0x03 }, // GIP_CLK_8 + { 0x40, 0x0d }, // GIP_CLKA_1 + { 0x41, 0x0e }, // GIP_CLKA_2 + { 0x42, 0x0f }, // GIP_CLKA_3 + { 0x43, 0x10 }, // GIP_CLKA_4 + { 0x44, 0x22 }, // GIP_CLKA_5 + { 0x45, 0xe1 }, // GIP_CLKA_6 + { 0x46, 0xe2 }, // GIP_CLKA_7 + { 0x47, 0x22 }, // GIP_CLKA_8 + { 0x48, 0xe3 }, // GIP_CLKA_9 + { 0x49, 0xe4 }, // GIP_CLKA_10 + { 0x50, 0x11 }, // GIP_CLKB_1 + { 0x51, 0x12 }, // GIP_CLKB_2 + { 0x52, 0x13 }, // GIP_CLKB_3 + { 0x53, 0x14 }, // GIP_CLKB_4 + { 0x54, 0x22 }, // GIP_CLKB_5 + { 0x55, 0xe5 }, // GIP_CLKB_6 + { 0x56, 0xe6 }, // GIP_CLKB_7 + { 0x57, 0x22 }, // GIP_CLKB_8 + { 0x58, 0xe7 }, // GIP_CLKB_9 + { 0x59, 0xe8 }, // GIP_CLKB_10 + // Map internal GOA signals to GOA output pad + { 0x80, 0x05 }, // PANELU2D1 + { 0x81, 0x1e }, // PANELU2D2 + { 0x82, 0x02 }, // PANELU2D3 + { 0x83, 0x04 }, // PANELU2D4 + { 0x84, 0x1e }, // PANELU2D5 + { 0x85, 0x1e }, // PANELU2D6 + { 0x86, 0x1f }, // PANELU2D7 + { 0x87, 0x1f }, // PANELU2D8 + { 0x88, 0x0e }, // PANELU2D9 + { 0x89, 0x10 }, // PANELU2D10 + { 0x8a, 0x0a }, // PANELU2D11 + { 0x8b, 0x0c }, // PANELU2D12 + { 0x96, 0x05 }, // PANELU2D23 + { 0x97, 0x1e }, // PANELU2D24 + { 0x98, 0x01 }, // PANELU2D25 + { 0x99, 0x03 }, // PANELU2D26 + { 0x9a, 0x1e }, // PANELU2D27 + { 0x9b, 0x1e }, // PANELU2D28 + { 0x9c, 0x1f }, // PANELU2D29 + { 0x9d, 0x1f }, // PANELU2D30 + { 0x9e, 0x0d }, // PANELU2D31 + { 0x9f, 0x0f }, // PANELU2D32 + { 0xa0, 0x09 }, // PANELU2D33 + { 0xa1, 0x0b }, // PANELU2D34 + { 0xb0, 0x05 }, // PANELD2U1 + { 0xb1, 0x1f }, // PANELD2U2 + { 0xb2, 0x03 }, // PANELD2U3 + { 0xb3, 0x01 }, // PANELD2U4 + { 0xb4, 0x1e }, // PANELD2U5 + { 0xb5, 0x1e }, // PANELD2U6 + { 0xb6, 0x1f }, // PANELD2U7 + { 0xb7, 0x1e }, // PANELD2U8 + { 0xb8, 0x0b }, // PANELD2U9 + { 0xb9, 0x09 }, // PANELD2U10 + { 0xba, 0x0f }, // PANELD2U11 + { 0xbb, 0x0d }, // PANELD2U12 + { 0xc6, 0x05 }, // PANELD2U23 + { 0xc7, 0x1f }, // PANELD2U24 + { 0xc8, 0x04 }, // PANELD2U25 + { 0xc9, 0x02 }, // PANELD2U26 + { 0xca, 0x1e }, // PANELD2U27 + { 0xcb, 0x1e }, // PANELD2U28 + { 0xcc, 0x1f }, // PANELD2U29 + { 0xcd, 0x1e }, // PANELD2U30 + { 0xce, 0x0c }, // PANELD2U31 + { 0xcf, 0x0a }, // PANELD2U32 + { 0xd0, 0x10 }, // PANELD2U33 + { 0xd1, 0x0e }, // PANELD2U34 + // EXTC Command set enable, select page 0 + { 0xff, 0x30 }, { 0xff, 0x52 }, { 0xff, 0x00 }, + // Display Access Control + { 0x36, 0x0a }, // bgr = 1, ss = 1, gs = 0 +}; + static inline struct nv3052c *to_nv3052c(struct drm_panel *panel) { return container_of(panel, struct nv3052c, panel); @@ -1245,6 +1415,21 @@ static const struct drm_display_mode ylm_lbv0400001x_v1_mode[] = { }, }; +static const struct drm_display_mode ylm_lbn0395004h_v1_mode[] = { + { + .clock = 36000, + .hdisplay = 720, + .hsync_start = 720 + 28, + .hsync_end = 720 + 28 + 4, + .htotal = 720 + 28 + 4 + 42, + .vdisplay = 720, + .vsync_start = 720 + 16, + .vsync_end = 720 + 16 + 4, + .vtotal = 720 + 16 + 4 + 16, + .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC, + }, +}; + static const struct nv3052c_panel_info ltk035c5444t_panel_info = { .display_modes = ltk035c5444t_modes, .num_modes = ARRAY_SIZE(ltk035c5444t_modes), @@ -1300,12 +1485,24 @@ static const struct nv3052c_panel_info ylm_lbv0400001x_v1_panel_info = { .panel_regs_len = ARRAY_SIZE(ylm_lbv0400001x_v1_panel_regs), }; +static const struct nv3052c_panel_info ylm_lbn0395004h_v1_panel_info = { + .display_modes = ylm_lbn0395004h_v1_mode, + .num_modes = ARRAY_SIZE(ylm_lbn0395004h_v1_mode), + .width_mm = 71, + .height_mm = 71, + .bus_format = MEDIA_BUS_FMT_RGB888_1X24, + .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE, + .panel_regs = ylm_lbn0395004h_v1_panel_regs, + .panel_regs_len = ARRAY_SIZE(ylm_lbn0395004h_v1_panel_regs), +}; + static const struct spi_device_id nv3052c_ids[] = { { "ltk035c5444t", }, { "fs035vg158", }, { "rg35xx-plus-panel", }, { "rg35xx-plus-rev6-panel", }, { "rg40xx-panel", }, + { "rgcubexx-panel", }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(spi, nv3052c_ids); @@ -1316,6 +1513,7 @@ static const struct of_device_id nv3052c_of_match[] = { { .compatible = "anbernic,rg35xx-plus-panel", .data = &wl_355608_a8_panel_info }, { .compatible = "anbernic,rg35xx-plus-rev6-panel", .data = &ylm_lbv0345001h_v2_panel_info }, { .compatible = "anbernic,rg40xx-panel", .data = &ylm_lbv0400001x_v1_panel_info }, + { .compatible = "anbernic,rgcubexx-panel", .data = &ylm_lbn0395004h_v1_panel_info }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, nv3052c_of_match);