From patchwork Tue Nov 26 11:49:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Costea X-Patchwork-Id: 13885825 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2087.outbound.protection.outlook.com [40.107.241.87]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3ACCB1BCA07 for ; Tue, 26 Nov 2024 11:50:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.87 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621802; cv=fail; b=XcbjTWpCHxvNPQm53SZsNynqZsxSR1yrcTZIqzZzTUgbVH3iyUEwy0ZzgoQXAsAMzj/RLza14pQsibw+nNMr8hzuYc+NqeQJc5wm9zcfIhnLD40BfT3z1aGT41N/x113QFHverkr+yf/DBBdkR0mSD5VEz6pPzQ58IrOxPTucKE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621802; c=relaxed/simple; bh=wVzklaZqxFnGmbOFYfFRik23OPV6ZB+ed3Afi8bLujw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=as+lOKzXeNFC6ywmNwsiDXCBjKAvm3H+MOODlZGzJS1olDnTisgX/4jFm/ChbTOL+/RlSj4zQq3rG220UQbDdaTP9HkTL6t57nJIb3G9eoA6WPaXd7d4o8Idj0+yst9DQYsKJDT/G97+HnEZrarNEKdalHDJhiLlo06pX/rwCHQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=X6S6ciHD; arc=fail smtp.client-ip=40.107.241.87 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="X6S6ciHD" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=CA5HLPcyxy7rQWxpn6Od8UotQ6VOuvpPlKhcMaeqFCyBX+vNZCunig4Gprq0GEuI8VowEypD30dDmGsgDkvxmt3hVLm3VrOIGQv9ku0u9GcqIrNg/hf6lwNfk2mANYp6zl3tZ8rUx0pMlnTlbIpdo0FFLWKuVJGZIXhQ4A91wQJaGLkV/juIYtwaUN7y2O7R+SImeSSKnySXzxs30bSjJwIYyxe1XfSy0QqT8C0FA8uh4DWhMJOCm7jsVGXgEe4lGtTw7YWzSvIm1AxI4T8W9l/ZSO+mv8z46FntP2goZaybzd7Kd7zXhKT9XzH3CL++a6gG1A8Rqr8ykjlFVsMOLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=j+R7wP6R9b6lDW31um6QH87ONDJmf3E1rDYEj0MsL8Y=; b=wajVS1bcjjZaABF6burCnr2sciOlHWmxFVkn9zc8YUyWLFLe5dy1A7IOuOL2CtvrjweS1YfZrRZ1ppQH0S2rivn4zGwSdSHhjceTdTI/H3yTnlRhMcG3/GgWMQ0lvWTq22QKRjCMk2EMWuKsqRECIR6fP2GWZSRPXgosXg9TvHHX5+rJ20UC/1sAzaBmEYfQsxWjJ5Wap89BfjQpsd4Th4/aVNQVu3ZRl8NbNLiFIiVeYzjuGfGdwC/DpYunSeizKmxkMFjKqwjZO02+vFzh6r9/pOkjda8oPwdz6LpWOtCFsdsVr+wS6Qni1cPo3T3rSM5m4d5rKQcbxeJhLxADqw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=j+R7wP6R9b6lDW31um6QH87ONDJmf3E1rDYEj0MsL8Y=; b=X6S6ciHD2KaaSHKUcSJkMwC4WkY1w5fbCeeS7QF9lGjAnKFxyr6DSfhz2ZJVUBeFMB+eVODFqUpMAFdm9vDBiLzDqTJVmtkZ+MJSJFP5yzHgWFfC3MP1ickGLrJNwkspD2kDw2JxjRzVhHqksyQdytAwUuNSZCXaZI8Z4n9FvJnN197o5qe+0t4YcEXHlSJqmmEX6KrvfRWiXXATdX/+vvMo3EYG3P1ZriKxzqJzIA3ejrPI6bDqdA9RJqE6UXBxIMCo/lNMK37FYL8ssrcDDFRkhJpMo9pckHr9iOy0mdVNptklcdISJ3Uac4cYFGakB2jLvW19TYlw+K2t4XUvyg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:49:56 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:49:56 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH v5 1/4] dt-bindings: rtc: add schema for NXP S32G2/S32G3 SoCs Date: Tue, 26 Nov 2024 13:49:37 +0200 Message-ID: <20241126114940.421143-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BEXP281CA0001.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: 77981373-6171-4a75-6dce-08dd0e10729d X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?cdEDywUJEck1u1NgB+MKccf/4/RL8AG?= =?utf-8?q?ZoCc0otfeN/XXJ+My6KKQpICqg+2iYzcrTm27corA4IXMEgHYk+iGSQwv702yTYLE?= =?utf-8?q?nGLKIgX6hkQ++WXuGGJaTQvo4GaPfvyRvBF+LQeU1wYuXUQT1mPr0IBazY14ilxdq?= =?utf-8?q?wDGe2ME7O3ny1fWA8PbNry2Kz2n1oL3V1ZQdDvDCzb/MVapSegSFJNbG9IaOzppL/?= =?utf-8?q?+zZ6cswBX56FAh829SAgosj+7n9OSUOkVWToTJ22PttfALEX5qDGCk0xabKIVAFbY?= =?utf-8?q?KZq3u9KeAF+aEoG+xCXz78vmOR3qiJcp7lpDDw9DXx+iSXPrRluuOMaJ5DemPr4Yx?= =?utf-8?q?Y6R3T42rpyOyDc/w/cJ90rUvZhCfGL1ZkLDxR/R/yoOoyxDe5UL6xvR+HW/o6+j2d?= =?utf-8?q?bK8cuEqjozpjFpRAWuVBXT0FphCfjSZEaKP0YozDRmVr3GfsPYPzaXCMZd75/gtCi?= =?utf-8?q?ssU7hTCLymmtwRj4xlMpzw7K18Mz/PyndWk1U4EYL01rCK9mrF35C5h0dpdpLq6J8?= =?utf-8?q?KwnXWu2zg15+AVvM7/3GDl/onVWH7RdIoXGmp25yhXl4bFbPRkBO6GfWg8AoUdun4?= =?utf-8?q?j/xRNR9CoIUyWuPOcr6gM7vDldBXByIXYvqNxHfrWL1Is7jhX1Tnc1OCeCApdYvjA?= =?utf-8?q?/cggLjOV821M6BUunm9ZUnj13ThIPiyo5Nhbq01+Ft0RUCoHeNg0Dvb9bezfmIDzL?= =?utf-8?q?kgDWy/ynKYzLtowBUZj7nWPNYDTvmCRKMZ4mM2vKqIAtKnliHF52nH/GCovNL1GUl?= =?utf-8?q?UXno8dI4I3te8MtB9+N3Xv53J4YvGAXZOcdxmoeagOF5IZTmjs60y+ZteskKGWAL7?= =?utf-8?q?VqPuLf4mXY6jX619EYAWFsS8vOf+iZBlv0+ABAx17sZW687fP5stwUc7cT/4T+9R/?= =?utf-8?q?lZRxYSQs+GQ2nNZmINABqD4WtQxLl7a96Ttn6po0qINun9irPFkgVGUz702pZNSNw?= =?utf-8?q?MH+QyUtMy9mKCaQ45vpq0hBfnmGmYgvN/rTiJUm2zYAt3RhMby0FJrj1h0/LGwHAa?= =?utf-8?q?9CPoha2xD8AT6mdwNRYnJJFkKtnWEV3I/Q3inMT7HjxNiLz9qzurgONKChT6CvflV?= =?utf-8?q?o1A7HMAGwcTxfK4+1wYOC9hyjix5F0qr0AaFnq6SrRHKpsryHgskz7W6PQzoS+AtW?= =?utf-8?q?sJw/bpgibTsD6dvhyKue/HWOVp4AynZXmgehU4LZ13GfsH7McSqml1CxLBi0a/DxG?= =?utf-8?q?/Raca6ngeG1QhDolWG/KgTCAOcwpEfm3LegVhE+P74V76iPvsiMX/bXT3SCtwWRaC?= =?utf-8?q?K8o+MPqF1gipK?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?YII5r9DZjXNC8TvkZDR5nPlJyehI?= =?utf-8?q?swse3hJInsFvtiKWC8txVnL64lH/esuv+/eAbPkyh5cX6B6kIf+OpO4vDKaPyrmhs?= =?utf-8?q?5Uex6ODFFB5O03g3AJisIWWDJSjSV1VcDmBe54xFuWr1JNmot5hBJ9n0Q5pqrXYSz?= =?utf-8?q?/z9+FL5KCCLxEmRzc9GKHoZrCxo+LTHo4cHv/E6DEDUJwqKcaAJ9TyrUiih4Tlemk?= =?utf-8?q?gexAOoarPIYjNEIBN0nIrJCEC01QgeoVY3VhV1JtdK0ApVo9Wr+1tjFoWxzZ9Wk3F?= =?utf-8?q?+34TLRJMvEq/NJQ3LFvFYiE0FtAiYvsX/2FZkHF+5Xusg8V2/hNUHIVcexHpir+ZY?= =?utf-8?q?RdvhUC2YIH4EXnG92jimVJdH6//5JJAq3LnBjhthe24U9SoHV5uQCHsnoHHyzJLu2?= =?utf-8?q?m+7mYDOFqNXR1G+ROwEJQk0q8xe11KiBbmt1+JfRejDhFdXbRKuBbcY/p9neWgsIL?= =?utf-8?q?hBWAClM9s6lm/LoJo/Gc4k1h6VRGXpZ1qL87/pbVJeFzLOjN8jQCBf9a4PI3wRxN2?= =?utf-8?q?8pRsVAIx4FeLNWpYvPiDNfaBjcPXUhSQMozYABwJOWuhkR1tL3umGRCn0Gs8lELUI?= =?utf-8?q?11w0ITzmH9EPl6K4wAQ56vX/xdfqVKvHxowF3TssgzxUzZ0y8PAn2DZoLAT6JGl3U?= =?utf-8?q?wzlo86tcXhTErTclEKm6zpbbkVaiQtDYtL1OjRrsTsl0oLdIH1ctkudhZJ1Oqlkzf?= =?utf-8?q?hEkd2lLUzVTAiki4x2m4EVqfLmX7aoJlR5qCg7fUf38ckM67ZLmzR9b4KlgWdXqW3?= =?utf-8?q?lJQ/qQiiuPz3LTU32yVT9ARn5Ul9jQ16+E2jQFjUE5YhQU8p1sAnguxz9mE3YDBhg?= =?utf-8?q?ErhtBoSxAGuwCopO5vtyrxI9rW09U1BEEe6NwJFeZF3Ns8Gvxbrtaeb2aGzEF9pEk?= =?utf-8?q?R/uaGrQPA3PdrDiZVlNtLgkB6Z41BmXxWEg+KNJoQqYwxAtoOoX3CaDhJzjpmzuJP?= =?utf-8?q?GFwKRBhPT628Fla8T86751pLqvs21FgDZZXgOfYoQE2jqqlTLwnvArs/fGXpnpMGf?= =?utf-8?q?U0gpzB7/rUMbnZXunjQIVq5cgWKHwS/Nkc3StiqlFU/A+7ymydjbztGnxH/kUhD6L?= =?utf-8?q?F8oV9d0tc9y+6gA9vSiKIEVaQcEDjR0IDfOeLxTAY70RAjcL7ndtZXR27W24g866X?= =?utf-8?q?IN/VsFO2v2hcFGImNmCcAAgbnuDJHF6x7vCtMfHDjU3Bq8iCIx+WxcMOetaR8lIGz?= =?utf-8?q?iIKuVEA5VjlhUJNk/hB13i41FY2IfBUt82zUlBf2x2MipZ5Ufn222CbYCgm+ZZVvh?= =?utf-8?q?6RSXtlhc7gQZTbdqXnI/54gK4zE7z1HzUD1sLMRrEqT3nTSju4xxUVpGKVFNJTDBH?= =?utf-8?q?AVLC41ahqQDls2J8Lq23d0KugHhOCGytv/dgZPkKHOPSL7+8LTtFBBdy8Q1aCwfV2?= =?utf-8?q?A6NdD25bp44T+sAHcFMK4lfd1QWhWMsVGsq1u4W0U9r83462iwD3oFiruKzS8L9m0?= =?utf-8?q?hx5MR1Z4Zew7PGat9jKeK3kLI4hQLLTFSrR+9Xa3J8VSKjx1PMAcHNXKXykajSLxQ?= =?utf-8?q?Fmqqi83nzdLKeFsNxw3yY8ID98whn6kEyg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 77981373-6171-4a75-6dce-08dd0e10729d X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:49:56.3595 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: BpjtX2cagjIdW2FbRQnWRVu8E04ZXNq8rC/PJ4g7NiyE9hpMncyFaG7QLxdlw3SWIw7qXoVyLys7BV7USc3DRPnq1xzUCACHopshW3p2flw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 From: Ciprian Marian Costea RTC tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- .../devicetree/bindings/rtc/nxp,s32g-rtc.yaml | 69 +++++++++++++++++++ 1 file changed, 69 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml new file mode 100644 index 000000000000..89414a0d926c --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/nxp,s32g-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2/S32G3 Real Time Clock (RTC) + +maintainers: + - Bogdan Hamciuc + - Ciprian Marian Costea + +description: + RTC hardware module present on S32G2/S32G3 SoCs is used as a wakeup source. + It is not kept alive during system reset and it is not battery-powered. + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-rtc + - items: + - const: nxp,s32g3-rtc + - const: nxp,s32g2-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: ipg clock drives the access to the RTC iomapped registers + - description: Clock source for the RTC module. Can be selected between + 4 different clock sources using an integrated hardware mux. + On S32G2/S32G3 SoCs, 'source0' is the SIRC clock (~32KHz) and it is + available during standby and runtime. 'source1' is reserved and cannot + be used. 'source2' is the FIRC clock and it is only available during + runtime providing a better resolution (~48MHz). 'source3' is an external + RTC clock source which can be additionally added in hardware. + + clock-names: + items: + - const: ipg + - enum: [ source0, source1, source2, source3 ] + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + + rtc@40060000 { + compatible = "nxp,s32g3-rtc", + "nxp,s32g2-rtc"; + reg = <0x40060000 0x1000>; + interrupts = ; + clocks = <&clks 54>, <&clks 55>; + clock-names = "ipg", "source0"; + }; From patchwork Tue Nov 26 11:49:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Costea X-Patchwork-Id: 13885826 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2087.outbound.protection.outlook.com [40.107.241.87]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9355A1BCA07 for ; Tue, 26 Nov 2024 11:50:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.87 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621805; cv=fail; b=UuEdwzc1s7DNsUkgrzUgmu4O25q7/8qr1+tLVUVoq/EwpCQVWnR8r4Y8WgGQU6LXglYCNkpWMOC9Ho9gmxHOAijpbkvFlS4F2g5YrJKFo84VwCLWYiXdBf5XOkhSibY+aIKKrt9TaGgqOrnHuGhadpo367obARhhV8rsYSjxlIo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621805; c=relaxed/simple; bh=ghYlrrpdO/U0GFlUgKLCeTLQf/z286Ld4c+VTyZ1XkM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=D4dhwSNWgivqPWuNSqJFnjtk9IooLwOVsVs+mcRCOPREe2LwF7rwog3piHHcILrvf0K2cu+HkpnZ9u0ZsEkvvkdjytGXiJzdCuMV901LygJDQO5olr+b+uqEqVDzFWB4LXEalcgKp79bZUtrJsD+3mK6BgqPCtMx0JUNT9d7cnU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=LAbLNKas; arc=fail smtp.client-ip=40.107.241.87 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="LAbLNKas" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tn+fK3blvtUbo+bxwmgVZhp3nhuF5Kkv7uESLbZtbZE0nF9bH4Tr3YuGXKJ2ET5giXtc2WbQIzyintaK3GZXS//8wpKBm16sgkNXdZmNSsF4n/7jp3PLqWkbaa4bfFiTkmwi9G9S6TdG5YQ7AhKUDy8aDpip8v8gm5fc7SvcFKyfikYnfxvS8g4gTdDuaWwHkofkfqQ4160RzlwXqt/xCBR6h7lbPm1IlJcOgUz/K0mfKwcwn08H72XNzipLlqXzZvqnrjeeL2oNIdOuU8ekqohnC2s8LEbmfbK+1LnOKT3uDulH2mC8Mr8wOf6ypPWpqUNtgTOOVVkmflOFTlCNOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sGT7f9f6ionItdWDsRmqGZGyk8+LLofWhC7Kl/ZQ24o=; b=dXb9dfmmGzeZbKpRfnjbybWNDAx+d2ncalJTPhaBD1F+lE0vI36Dfsoz5GkyOARY52xb3M4qhUB9rvV7N33eP5/mSvkFaw+aTRBIgyME1lwbTWaye8RKZCBWhqCACUsuclHUJjR91e8D8rNhcKDSe9t+JDCpxq8MzeNrI99el6q8F9a14WrXSRGMnuZVqKjpXsx5ZHDIasyA5uDYZKcCnIvYiP15C5jU4h7YZ9BwyjSD9Ab5kvZAg/CNnq3TXqSlZHugWYf3RviaxY6Vy/N3wlFp6RmQNLwk6poV6VdaI4pPWlaNsQl39R6NFNIQbobjnBH5XowWqV51QVJ9tUl23A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sGT7f9f6ionItdWDsRmqGZGyk8+LLofWhC7Kl/ZQ24o=; b=LAbLNKasWFt839r/a+s8qaouXq+/GcalBGVWVC9vtYr4NbsFdTeElfapHMqNEXWCyaSDlFaf8rENYIucU+CyJAfR3LDZWM3jfMkUnLX2UMnC0T6bEx0BbzoBv1JZ13dexlqzLXGZ3bu3BAhKRnhB0So/auK/oZQB2mU2rh4r7iM9R7mQiVyMZQKwxd8ry7b1BmvxfS2DSNLjsu4R8dneYeDUgHXPrOxMi1bVJInIakXNXCuOdbuhtzd2uqVrmdM5pZEp0Y7KsrQcp3+4HSk6NoA0MuiAmZnfKkpqqP9fbU2U1hhbayzJbMxY9Tio4BsEk63ShGUS4d01OW9+RmIZ5g== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:49:58 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:49:58 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v5 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Tue, 26 Nov 2024 13:49:38 +0200 Message-ID: <20241126114940.421143-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BEXP281CA0013.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::23) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: bcd0cf8b-f4ae-40f6-eff4-08dd0e1073c7 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?G6yOK9JP8tzaos/CdlKOz/v/I3iDUDZ?= =?utf-8?q?I75sgf5cEij9TnOGbk6CulOa7LHzVc0acIQ8Cy1BKNiztMhYm1fTf92T9ydvYavT8?= =?utf-8?q?AtlpadTE3WNitjvWmE/YN7lX+pjfN1qbLnIyJ/6IBWXfH6H0aES6i87UfNOfL+9LH?= =?utf-8?q?smYc8njnAdZhhCOsKKg3BR5Tp3wc+OLOLue708DLe1wLsZ1N9MdXmVrQxJ+qwX20Z?= =?utf-8?q?8esypBgYlvV0LpCD1bMOsoKT1GUhOeQhQabUkcUwTtqM20LozPR1oorpFhq2PInWu?= =?utf-8?q?VZrJEdCdPD9AtRDkklC350BKAYYgAd+p78hKE3+yzwsP/TtJaitl0QQtO1QELV3qg?= =?utf-8?q?MDSOmYIds9k+J+0dnzOqwRwypnBYQC4FT/b7sb3oG6F7arGLVO8yMONkqFji4qv2W?= =?utf-8?q?bpyvT7UWEVwrmTNX+hh1MtMS55ndBYHJKqO8deIx0nPJd+LMEU/WoFPljuYmIm4F0?= =?utf-8?q?r/qWgeMk/0u2vhFq89hskcfzU2qMIv2JjWGFSpZclX3G1zHEamRLnEVui3KI1iBHC?= =?utf-8?q?Bo2n/RopeybcJ7kV+fRscmksiX+F6TAxHlHYgYfgNc5pzm7ZcHv4l2HPpPyaVbDPs?= =?utf-8?q?CeGsxrFR8t/LORFa3kW/Zd1+1I7XAU+WpOPPlhOm6Ylss3A5Pm+/emNZJ++Hijb99?= =?utf-8?q?pnAcIaqliPc9DdOG9pj/D5VapWDgMNsbUcPF7mUcw+4LztCBZvBbgATH3OCFgT+1i?= =?utf-8?q?MDJorg71bx+5sZR7oMAMbPm7tHtujPngp5v0jkeS/+9wbtkGqo58Wn/CTQeM0FLSh?= =?utf-8?q?EdoSn0eJadlkzQz0IOFH2lA8oXhP04GDtqB/CzsvK8ipHOmTkrRddy8s/nZ9XbOA4?= =?utf-8?q?f+TWkw3donVC9gEDawptnKfL6hdep5+IbjSPlw72ho9JlnNYGYbrNOq5Lu1bWr6cm?= =?utf-8?q?5kDWtFg7OpaKqeXvgzpkHhMKNnpU8PPCAjFpZXzeHTKGn3azG+4xehkrzR2/dy0JI?= =?utf-8?q?p50EPBd6lgmJPHVSLYZcaYVvFBps+RFmH65ng+ZfWRHXXZ1tLkQkqxUDqv1Q5zrAx?= =?utf-8?q?GUDucFferaJuB5QpnQ2ewkMzQkQvlzbeKevzpMdqOaBFHzGkEmzJgDI21Vz3yLBKy?= =?utf-8?q?pwFUvHYQ21pAQO7lKfnQwPxWV+2w8FeXNYIZmr4Rg0meBG3T7pTJ7nt8Aq8XspnbB?= =?utf-8?q?jtRR1l6xIHiou+wXOrD5GiL8WHrENKvKL1FKsQT5gHKR11QfzbEWJBkmjWcuCejdA?= =?utf-8?q?3xy38ETLIMUhLRl6xdRvjiTN0e7aunJYGvXitbry8TJKnVNvcy93IPXjEcYrz3jF/?= =?utf-8?q?7NBTkOJf7XcNZ6h4BvImKqVESeYNOq/Ncrg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?o+wRGh6RUQfv5GL0ZUoCw5MtO8wc?= =?utf-8?q?iBHJTVKoSQUf+zL7ojM4bWKFI/6DLXkaY3n0Iq4WXV1sgmEhz+qqquCStVlC6VCMu?= =?utf-8?q?T/0Vqv7xwgzOBK2SIC0fcC22bB8UUlsOKF2y7IhzA9aCuAPm054+ua8TBweFCMcoY?= =?utf-8?q?ieq9HU4dfBtysmlbkFbMu4RMDt795ceH6dFhri7ZaZfEms/pwKha4pgJue/T8p/Ry?= =?utf-8?q?iQNTdiWmyPz7rzg3H75iIwnghUAYiLd1HOz3RH7O/5dhqu78EGPQmd+bjXWHp2rI9?= =?utf-8?q?rbrH4ihYOgtz6X78+yZrFi+NQ/bUjrJUfPtUMxIHRUfRjebLzsJyfaFjaXZVw8QEs?= =?utf-8?q?BL3UR/ESEyHqIm4hZGEMXZxtcgpsoXg+rhOH0XdMbLV4/K0E7/FW2mf2nGrauuwY4?= =?utf-8?q?/ElbM609oQNXyF/VhJelaqyCYWe6qoZ6rZSs6STrp/HNA69zBS285TvWlEt/DhwcF?= =?utf-8?q?SzyYrVjrjUZ6w8ZegUAEXDrawTWba8uySyrM8E8HpTT6w2b6UlYlIYGoXHCsoAYwo?= =?utf-8?q?tQUuil6a3QN1KxxOn4dP5JCe5i/s2Zq7RPdp1ALmKk7/fvgFRifXwQRwi53V6uAQ8?= =?utf-8?q?pqnLG+kLamq3X2/JWuQMZpLEsTKr/e+Qak3MyEtztrWWi76uO7pEF6GmhFb6w1fSN?= =?utf-8?q?oQwlsKeesV7v+hz+r33TQf07W9BMdpdC5VWc/FOGcT87BqohFkR/ekzbndwWZ2b2V?= =?utf-8?q?HBOStjTuqx2elGAYl+l8sC2SuTnUsqr5uaIyteFQj4Jgu/DrDrTFSrYTolYUAHk4C?= =?utf-8?q?BxEJUzRx4zm/07mCObByeKU0JGl/qJEkYULEWKODNd1UA+Zuuy2n6YzH+9qHsimym?= =?utf-8?q?VMC3hRbr5g1s2NV+X/InWvbmZvfH3/sWyYuVDLAoFJRPOc6SFblqLrJvXIXrQBRM3?= =?utf-8?q?spBcj3tC9B7ZUY6MJF9c2eIGXU00fGHdRZoJ+SVOFVk91wIC3v5Bul1lheFPmcOBZ?= =?utf-8?q?hcW4tlJmAlq2kdDbrzBY/ojdUsdPJ73921KsEdamycJckbSLVSxWD+I90DcCf/JAx?= =?utf-8?q?1TyiouSELfy9UzHmSGIqFMfaRwozeB2DuHAEzRKPVN3EXuT1OT6u7/OiUcLqI6JOp?= =?utf-8?q?l8mUT2/L8SXwrcRzP/q7wUd+VG1rLliwNg0Kj29xv8EM8Z0vNHUdk6ohuLgMMsVQS?= =?utf-8?q?W5JOPZn0q1w8msFgYo8p3r6ZKFN7txntsQif4+ZkDaqrjd1XG9jby3Lk7lr9NgBfs?= =?utf-8?q?UOBPBIuFyVps1CmbPzPi0BJA9MWPlYMKiIH6M2t/GaUaVnMYW29eb65NVbK7/+1ow?= =?utf-8?q?zYbEEXlSod2/uMJF9lH8hMRNPsaZplQ7Ig3vWnB6zYJAw92xbzFJ3c/OZTl0vYJvK?= =?utf-8?q?Gq39vtxQBchKfmBvZxty95ooudFsW+8uewyqVQ/vWg2geAwvVBKWsDocsFyXH83QH?= =?utf-8?q?SvhzIV4hLlmxQ0IEHaIcqe9Pu9AYhoQD9GUE68WVnJtFUzcF7sj0Gu/4eqHma7rHD?= =?utf-8?q?gHJNC0Hs7sqJ620ESJrobM+01YpFwx4zyMBpbCJEokhcpzcjS1TXxTGqceLii+hS6?= =?utf-8?q?OOoxM1G5UYU+PNQTReGOct4PHT6qKdik9w=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bcd0cf8b-f4ae-40f6-eff4-08dd0e1073c7 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:49:58.2726 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: PZAYSRywo//xYG73V8DBlaFuOXdZbiFJ0F+37R+BS+iJ/aZEJNwwmaJC1JpkByNhG+qd8G5WkWoaqs7XYfmTFHroCekp2Bxv60lkQyJJFFk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. RTC tracks clock time during system suspend. It can be a wakeup source for the S32G2/S32G3 SoC based boards. The RTC module from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 554 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 566 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index e87c3d74565c..18fc3577f6cd 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2054,4 +2054,15 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 8ee79cb18322..a63d010a753c 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -158,6 +158,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) += rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) += rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) += rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) += rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) += rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) += rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) += rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) += rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..ad78423783da --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,554 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_OFFSET 12 +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) + +#define RTCCNT_MAX_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +#define RTC_CLK_MUX_SIZE 4 + +/* + * S32G2 and S32G3 SoCs have RTC clock source 1 reserved and + * should not be used. + */ +#define RTC_QUIRK_SRC1_RESERVED BIT(2) + +enum { + RTC_CLK_SRC0, + RTC_CLK_SRC1, + RTC_CLK_SRC2, + RTC_CLK_SRC3 +}; + +enum { + DIV1 = 1, + DIV32 = 32, + DIV512 = 512, + DIV512_32 = 16384 +}; + +static const char *rtc_clk_src[RTC_CLK_MUX_SIZE] = { + "source0", + "source1", + "source2", + "source3" +}; + +struct rtc_time_base { + s64 sec; + u64 cycles; + struct rtc_time tm; +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *clk_src; + const struct rtc_soc_data *rtc_data; + struct rtc_time_base base; + u64 rtc_hz; + int dt_irq_id; + int clk_src_idx; +}; + +struct rtc_soc_data { + u32 clk_div; + u32 quirks; +}; + +static const struct rtc_soc_data rtc_s32g2_data = { + .clk_div = DIV512, + .quirks = RTC_QUIRK_SRC1_RESERVED, +}; + +static int is_src1_reserved(struct rtc_priv *priv) +{ + return priv->rtc_data->quirks & RTC_QUIRK_SRC1_RESERVED; +} + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return div_u64(cycles, hz); +} + +/** + * Convert a number of seconds to a value suitable for RTCVAL in our clock's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter past the + * 32bit register range + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 delta_cnt; + + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, RTCCNT_MAX_VAL)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt = seconds * priv->rtc_hz; + *rtcval = delta_cnt + ioread32(priv->rtc_base + RTCCNT_OFFSET); + + return 0; +} + +static irqreturn_t s32g_rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv = platform_get_drvdata(dev); + u32 status; + + status = ioread32(priv->rtc_base + RTCS_OFFSET); + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static s64 s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u32 counter; + + counter = ioread32(priv->rtc_base + offset); + + if (counter < priv->base.cycles) + return -EINVAL; + + counter -= priv->base.cycles; + + return priv->base.sec + cycles_to_sec(priv->rtc_hz, counter); +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + s64 sec; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc, rtccnt, rtcval; + s64 sec; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled = sec && (rtcc & RTCC_RTCIE); + + alrm->pending = 0; + if (alrm->enabled) { + rtccnt = ioread32(priv->rtc_base + RTCCNT_OFFSET); + rtcval = ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtccnt < rtcval) + alrm->pending = 1; + } + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + u32 rtcval, rtcs; + int ret = 0; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm = rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret = s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt = rtc_tm_to_time64(&time_crt); + ret = sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is set too far in the future\n"); + return -ERANGE; + } + + ret = read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) + return ret; + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + + priv->base.cycles = ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec = rtc_tm_to_time64(time); + + return 0; +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &= ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |= RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int rtc_clk_src_setup(struct rtc_priv *priv) +{ + u32 rtcc = 0; + + switch (priv->clk_src_idx) { + case RTC_CLK_SRC0: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC0); + break; + case RTC_CLK_SRC1: + if (is_src1_reserved(priv)) + return -EOPNOTSUPP; + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC1); + break; + case RTC_CLK_SRC2: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC2); + break; + case RTC_CLK_SRC3: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC3); + break; + default: + return -EINVAL; + } + + switch (priv->rtc_data->clk_div) { + case DIV512_32: + rtcc |= RTCC_DIV512EN; + rtcc |= RTCC_DIV32EN; + break; + case DIV512: + rtcc |= RTCC_DIV512EN; + break; + case DIV32: + rtcc |= RTCC_DIV32EN; + break; + case DIV1: + break; + default: + return -EINVAL; + } + + rtcc |= RTCC_RTCIE; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops = { + .read_time = s32g_rtc_read_time, + .set_time = s32g_rtc_set_time, + .read_alarm = s32g_rtc_read_alarm, + .set_alarm = s32g_rtc_set_alarm, + .alarm_irq_enable = s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + int i; + + priv->ipg = devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) + return dev_err_probe(dev, PTR_ERR(priv->ipg), + "Failed to get 'ipg' clock\n"); + + for (i = 0; i < RTC_CLK_MUX_SIZE; i++) { + priv->clk_src = devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->clk_src)) { + priv->clk_src_idx = i; + break; + } + } + + if (IS_ERR(priv->clk_src)) + return dev_err_probe(dev, PTR_ERR(priv->clk_src), + "Failed to get rtc module clock source\n"); + + return 0; +} + +static int s32g_rtc_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rtc_priv *priv; + int ret = 0; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data = of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return PTR_ERR(priv->rtc_base); + + device_init_wakeup(dev, true); + + ret = rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev = devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return PTR_ERR(priv->rdev); + + ret = rtc_clk_src_setup(priv); + if (ret) + return ret; + + priv->rtc_hz = clk_get_rate(priv->clk_src); + if (!priv->rtc_hz) + return dev_err_probe(dev, -EINVAL, "Failed to get RTC frequency\n"); + + priv->rtc_hz /= priv->rtc_data->clk_div; + + platform_set_drvdata(pdev, priv); + priv->rdev->ops = &rtc_ops; + + priv->dt_irq_id = platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) + return priv->dt_irq_id; + + ret = devm_request_irq(dev, priv->dt_irq_id, + s32g_rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + ret = devm_rtc_register_device(priv->rdev); + if (ret) + goto disable_rtc; + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static void enable_api_irq(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 api_irq = RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= api_irq; + else + rtcc &= ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int s32g_rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv = dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + u32 rtcval, rtccnt; + int ret = 0; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + /* Save last known timestamp */ + ret = s32g_rtc_read_time(dev, &init_priv->base.tm); + if (ret) + return ret; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + rtccnt = ioread32(init_priv->rtc_base + RTCCNT_OFFSET); + rtcval = ioread32(init_priv->rtc_base + RTCVAL_OFFSET); + sec = cycles_to_sec(init_priv->rtc_hz, rtcval - rtccnt); + + /* Adjust for the number of seconds we'll be asleep */ + base_sec = rtc_tm_to_time64(&init_priv->base.tm); + base_sec += sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + /* Reset RTC to prevent overflow. + * RTCCNT (RTC Counter) cannot be individually reset + * since it is RO (read-only). + */ + s32g_rtc_disable(&priv); + s32g_rtc_enable(&priv); + + ret = sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return -ERANGE; + } + + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + return ret; +} + +static int s32g_rtc_resume(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + ret = rtc_clk_src_setup(priv); + if (ret) + return ret; + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings. + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} + +static const struct of_device_id rtc_dt_ids[] = { + { .compatible = "nxp,s32g2-rtc", .data = &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static DEFINE_SIMPLE_DEV_PM_OPS(s32g_rtc_pm_ops, + s32g_rtc_suspend, s32g_rtc_resume); + +static struct platform_driver s32g_rtc_driver = { + .driver = { + .name = "s32g-rtc", + .pm = pm_sleep_ptr(&s32g_rtc_pm_ops), + .of_match_table = rtc_dt_ids, + }, + .probe = s32g_rtc_probe, +}; +module_platform_driver(s32g_rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); From patchwork Tue Nov 26 11:49:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Costea X-Patchwork-Id: 13885827 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2087.outbound.protection.outlook.com [40.107.241.87]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 516551D2B13 for ; Tue, 26 Nov 2024 11:50:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.87 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621807; cv=fail; b=O2RfVmuBSEAdkXQbZmG5UseGS17kJdwRQpXqnZznfLsrmyLDZ0dDm3b8r+Fy4Ekvu9ogUJrspgeGy+nS6Z/HGuUSEpSIl/Nz/mIpXLLpF3CXccUIM7ead3RGqOIHe7UUCISRjghzNJ9Riju/nK2f2rbum+ELpohu0I0u083e/F0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621807; c=relaxed/simple; bh=2Ti9IA4q8+V6XEthcD+R/VQdUVoYnfSq6C++L4lt5Ks=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=E4hKchLGw4oKIK27HKiK82KVa5f0hK6vk7tayJMsvmzcMor05alxWa+EJDHzZCA8bUfny7SFf2KieMUZr3gqwioYsSnGmf0eTBriJFmiYaygKFUZoVmGwi4Afluy5FbMhRDhQ8oL4JcXxKmE8ZxrFyL/O/lPWe7y4rZYa9wY9eE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=oJTnyl+I; arc=fail smtp.client-ip=40.107.241.87 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="oJTnyl+I" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=bKj8qA39R6mtgOUcN30dJQA+CWF3G8mD/NfdSvfh/iQEFg647EtepY3ckP3NSKFVpnPGIifjE5ypPaqo8J7FnHbCgd7MPKsmE1JZBB2FU84lFfFr9mrPoriTcE7osV3hUGC58H9AnzH6tqEb77zYlAhauRl2QZ3k61+lfeJl2OIZ93Z2TFMyi3xY1pWzX17TO1YBdrmnqvl+pmM1M8RzZ7mIMOYTDGmSbzhlMiU4jeLkVsNdNCmzQExvtcVE+2qSwEnSNdz9et0B7hBcWVvfs6PvzQqt3SWr3CEitWM0uCLOegzMQWIOhnv1tuCcebcW6WQ0nvE+QDuBVvWH9uLx2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=IpcKct8OJzusN1EL82Y/RppxVKKKSW/aLqK+JUEnURs=; b=BgWADA0R19EMjyM1ponIF+CeUnUHwVXf9avlqRaZOkxKTYyklCFzYGcTm0JXmPH5YPd1VxqU9g0q9170++9O50MA+gacYRHafg2dxyHgQiCHxJCcFj7ZG/wEm+8OUREBSaFxW2jGyk5S+OW/pDi9LyI3pZF6AgXXdYNH8AlBj7kNTNrfYkdQ++VN1ODqqPV+qUONazhcCLib1Pbuy9mG7KDfIhu5h/4qDQUrkb4193C4ulCLVunbYGmI4jtL4gc4TNQebH+ohAnzLI8JxVQRZp8IvRvO9bBF5QS1XJ5P+OUqt1DO39+3GKKiUjiEXvade71Du1eT+h+oLj0901qnwA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=IpcKct8OJzusN1EL82Y/RppxVKKKSW/aLqK+JUEnURs=; b=oJTnyl+IzuIzGf1T8SGWONAaZ4i/A9VEkpt18mrAyS3roIziWEC4nLDVz3ysK1qG7ez0UjExaL0vhkzy3M0kW8waNwh7zUMOPbWcCI68AjbORF+ecXwWxeG4A0rvD11vtCjSMcogDGBSWEUc3RU2o0o435NDEdl/m3sg5uFbr/29Mu1GThgeXbmUa56k8QlGA4+YbcZTVXPY5XOctjy5jrjODTDtZe3C4eQdLHzVaOkSjiJL3OrSqSXYwQPqrAe04CfcYs+WLKAQ/p52kNGiYgFC7or93W86BdQBKc5l3uX9fCZM4+qTv2UFg7DVsXLRCEbeE0vF1VjVmL04OZbJjQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:50:00 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:50:00 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v5 3/4] arm64: defconfig: add S32G RTC module support Date: Tue, 26 Nov 2024 13:49:39 +0200 Message-ID: <20241126114940.421143-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BEXP281CA0007.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::17) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: d8ea88d5-8e25-4c20-d044-08dd0e1074e5 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?NK2t94ACT4WrvcvwItUiXhxF1yowdbF?= =?utf-8?q?m2Hyx/hmn0CGyroXt1Ob7g93/vLa18Xm4ZwFeO5NBneV3ljh1peXvMvQM7au2Ruhs?= =?utf-8?q?AIekN2/tspRmvuNcuxBfcNdS7OQdl5DC8+bHkTOGqOZxHcc9fUzD3A4HEA/yZJ2fV?= =?utf-8?q?FEa7CimpwFBcm4aOQw1iF7ExFqqlsAB9efp83BYFvXdh38FObDnQeajN242hifR8b?= =?utf-8?q?5QAbaI2CWgcB15i4d0i2F0FkouETP+qkbccLu860GrQ7YAxARGrxUAuXvBc4z5Pip?= =?utf-8?q?VlMxO5SGpXG9h2cn9rFxIHADU7oFzI1b6OMOpb7Md881RQfxaqI/3iylDcYXmLq97?= =?utf-8?q?07daNKW1y20xm8Cy1T2IWDlONJOwU9A3FfpSpq4I81RfQGT/Uw5aIwxUJ1Mrluao4?= =?utf-8?q?cIGDzzYVfXk+UvNvayAPPtvytdexl+y5Gs2D0f5qUd1MzI4AwSiF7KpNpb4zeVsG7?= =?utf-8?q?3XxwoczlhYMyEdv6JQ1O0SjYgZZh/UoMgLV7WeZzWb4rl5lQHZxkRIgQMf/r8M40e?= =?utf-8?q?2Z2Shfs6McA5RoAUIWekwYZIvXG7/8me7dMceCbJXzXaSEaCxdw46zPN46suiDhJ9?= =?utf-8?q?FGuqBKYJu3e7EqxcGVsTNxDPY50WnEoROYTDvdt0I0zDUaqlSV0wYPC11oSnl5NQ6?= =?utf-8?q?nUyx+6hoWUOSMEa59cuQMnhtbtBOCVmsbdsuDYoI0Vn7j2ZmVmvzzh2UkgSH5kh5q?= =?utf-8?q?doU8sUDYCstssWyB85e8mWeUjSO1PeIOkjgKbNpFTX41oF6usd3P6iwnR9Ed5aJty?= =?utf-8?q?1JkewJ4nrPO5SvlbJoBWDTNT+eXfksbD2ljqTAd52wRhYA8o0GSrMxxbggaVb0Tpy?= =?utf-8?q?MP5bOGWgTNEVpsxhCzwlUrDbhWH2P9VXH7FcvG3Z7Oibnv7BuQTpuHc0DL7HgBFwK?= =?utf-8?q?wLdtmkOVwsPMQ5rezU9KPbKyp+uBMhIaCxdihoFfl/YYrlv/lOj/LnrEhscbtSo00?= =?utf-8?q?0kTSPaSUMCV5tTVkHvs6Bsv5y2W2ABdQPiQW5St7+xcuANxBgSnVJSZoxw1U09m14?= =?utf-8?q?tJDqvc5WPIVqt/m2crd1P3/3zmqHlEn/iOGCRgW95zvuumVeKzD8UFhH0kF9HX/P1?= =?utf-8?q?HkLqqZmUMMFkHKhqp9VZB+MPzOmHlNSkOlsRyyF44N1G0TeF+l4zYFv1cSDD3TAFd?= =?utf-8?q?9iWet+Z4t6DCK83O+YTMXMpK+R72NuswP8TyLCCbrzvrYEUFKqXi4LHddDTC1qMAp?= =?utf-8?q?M0IQCRS5c8Xb3Rtrsr1Ax52FM4rvQSw106pJo3VNDJgqj6iP07ViOSKtXegK8Y6ZD?= =?utf-8?q?OOA6CfwaPI85gtoI5UhbH70gIRH6f2uRY0A=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?4E+KN4XAGXOg7QD5zXhAZW6G6dqE?= =?utf-8?q?PHWaP3gEGqX7RsWac2QKL1446gXYm/90Jk08T44+1fvClAE4zM3RkrjOCvGZ/s2ij?= =?utf-8?q?vRRVJWLIJfpqhA0s1uxgoTHkCOEWHbj00Cxh7GtcpyaUeyEdDd/snhxqDzMm1X07I?= =?utf-8?q?W6m7gioWEvUK7EshNa0Iqw82RaGWZTwtb5sdt7jAr2sSYestFN2p+8cLfv5QCW80g?= =?utf-8?q?5DSTH1fGNLSPdGTVpyJ1LBmhlOiOfNKfb8dyGArVaMwKGykgx8zsxe/5FdFoHDmOE?= =?utf-8?q?tekpe28BbV0Se+lXsFi5l3vJ0o0pZjlUKUh8fa26x35PKSh8mF74Mw6wIKmpqeioI?= =?utf-8?q?pKICMlk0jo/c0Nxlh/dcTDospUxBocKIh/UQ1U3VWwmzDjNhufwwTdt2hslqhobFY?= =?utf-8?q?b3VkipG76U3vTv1VkTY8HGzOjWSxBa8P7p/0m5wrekEGrKeGKrCEce9TZCswxHv7h?= =?utf-8?q?HFlLRWZ/0p+qH32T0IY7nKU+8YF/ZISNVLKvMDKm9RUp3wLt8fqW7HL3qMFiEZHrj?= =?utf-8?q?kb80D/1s5pVjAMlX4U/WvDvFeXUcBirCql9iJxv6T44JKS5sq47NBWp7ROTznAXap?= =?utf-8?q?WjY8rCzYqj+1JABinLgapIHazoZ2bZHWRsbussDWeCS9oaNKX5vwLzZ7n1f5YLKDR?= =?utf-8?q?uwcqFl1zRd3sG28Yyz02jK0l0/bDJql7YwPBSKey5MoLEMGA5mwHWbw7FMEV40b2g?= =?utf-8?q?RPhZ6PiZDAtF288GSaTNs3SrRKc750BNhWbM7RZKVpNPI0n35h3jXoqKyB5zCoclj?= =?utf-8?q?QDfOyCqVLwkr6Zml24UT7gatnHPCVfJnf2tD0xEn5Ns31O7k9Z9683oreNPJYgx+V?= =?utf-8?q?Kp3QKQtFthV0SSGxFQiq/2fV267V3+Jg/T4wUzH0d/IcjS+DD06mypZxbWBuUdLRQ?= =?utf-8?q?0bTwjTxFPjiPDMgGM82WkT0ga5lbiGRE9AkmHlxKoDXvSVSRkCfBhBwYfZl8Wjctv?= =?utf-8?q?4PhreHKpjTEL9XhxL2FPvLQwXmijuNq5XC1HVxqkFTOULSkUxBPuyVTkkp8m7QwB+?= =?utf-8?q?/SsPF5ZSKfP9rZRtmCDli+RCN1KfenkSGvFYsDFJNEWaVF/fz37Y2yW+JqTJQo8bv?= =?utf-8?q?tLgQ6vCJJqtuXScjYhVx5Gt5LqribGkZH/Engr7xW3cDMf23N+HPCYNXWzh80hUAW?= =?utf-8?q?nWYMTs8puXgrY9rrSTywq9MqRGmUVSZzGWOrBfrct0HKbFS8jks7CU8MWIinUDKw3?= =?utf-8?q?3IMAE0bskYMbevIza9X+upzHLqLZHY3oH/TrnCJTxG/dIP8x7q8HBi9/teHXzJhdq?= =?utf-8?q?76qP6KKMCCLfyfPzCcVlBvYfXjEg8aVnyfyxMY5+W63rfJmRJ95vSZtJKm/wLFob1?= =?utf-8?q?LVQb6SkAB+W/9Uy+PMl98JpPvNabV4Vw+bh+rGrJCrYl/CPJQf/Ht/J3T/+6VDRz+?= =?utf-8?q?UUp86fwIQJ63gitAgo0YtphyigAoOQ5ag+1MP6FpXHWCxdV5ukUQd3GMaieI0/4PL?= =?utf-8?q?uBceyazwrOBGukHxatCN3hDSq0Bda/pRabWI5/g2WZz6V38TCITv7Fi4PekOc6Ogi?= =?utf-8?q?ZqMVoIYsaGytHVVfj4DFfI20qmeo6yq6xg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d8ea88d5-8e25-4c20-d044-08dd0e1074e5 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:50:00.1648 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: qjoHS5xSKubXsGlezRxG6RYJmiFisk7qDv6YLHyeus1tP/lriHhlKWcVMAGFVoQaQ81wYxephwW85Es8F95Kf6JqevWhY8KKX3mve4QXMO4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 From: Ciprian Marian Costea The RTC hardware module present on S32G based SoCs tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5fdbfea7a5b2..584cef78c984 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1209,6 +1209,7 @@ CONFIG_RTC_DRV_DA9063=m CONFIG_RTC_DRV_EFI=y CONFIG_RTC_DRV_CROS_EC=y CONFIG_RTC_DRV_FSL_FTM_ALARM=m +CONFIG_RTC_DRV_S32G=m CONFIG_RTC_DRV_S3C=y CONFIG_RTC_DRV_PL031=y CONFIG_RTC_DRV_SUN6I=y From patchwork Tue Nov 26 11:49:40 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Costea X-Patchwork-Id: 13885828 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2087.outbound.protection.outlook.com [40.107.241.87]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D1231D4169 for ; Tue, 26 Nov 2024 11:50:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.87 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621809; cv=fail; b=MKDgHT1Pv9mMkhq3wr12it62KSrp6nni/yHRuG+gpz/iU6CRwAt4r8wE4sAaTSu5D5TNw2D01RzPGnYSHHtA2S1BoFVTVI4jCCE32VJB+sHjMyvSVIMEEkSNCyUdwFAD8VvAivP/B27AYq5W0NjNBV1xNmvF+nN8BoOLTJh/arE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621809; c=relaxed/simple; bh=29cp7YMCqHQRGq0isxS4uMh3P4LeDbfkrIl+b4C/9ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=AI72VfShRp1jjaqJj2U1+jsm8FkQLlJLzLl0eXUI7W0QGPBOZ7pxecsr8yKBssMi6hGwyfJUHYNg1nlj7EKNB2VvRHv3JRa8w7AU/FcbS+OyIwJLUpa40kqhd3x8Y3RHO467BIX7f4RFOUygRjkFLpa709BXCAtqCtSKDoHPn2o= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=PTe1CneZ; arc=fail smtp.client-ip=40.107.241.87 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="PTe1CneZ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=J8g6KjCAZjk5sJq3w0FiwL1dDJlUc3X2hvv5AlT6GwoGOSFeU6d9a4IVGJbAG9pbI/uZLJlDa6bxbXkKfbP9aVotU56cQM46rAdCrQuFM9WzR0MceiK1QsgA19Df18m1VKGKQvUcq89ldETyV5+wyofGT/ef9Vy1toLW/HkUr5tEanKVZa0cGxLjWxXZMXPRDLQXOLk4YQoEvXSZAVOGnROLRTDj6o58Ulu5eIFHq3AwnvcVse/8DV2uoWMLqk0P6C/yAsIE8BDdwLIL8cj6z8XgRfvX6efll8LNRp8x5ZFp/iwMSUbRU8T6VOFnCxqLIiVq7UdzMwMWJWuDjuMLbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=xQQrB/MxFu4WifoId+3Z+DtGCNrCx0/4deahkxqPd8GHJw/o1XFgdnPWQv/Gl/60GH534m910Op3Th9Eez1YWwaDL/FTpvOxTeOaJq5DUPTbTWP7piVkLKgANltp45HflMkdE9x7OTfHwGHbQKBcSbDVVPKluyLKZcwLFhvIPPmi601F5k+bA4nxgKVZTNfuZ76RGyuUUFIU3OifPhtdDAtx+ZvSrR7F/5u80Ww4dIj6zXREDPBugO11A1VhPAc5xoP3qC+KofdqDlhXpB2M6+CB1eXBhbYW6puC1rnmqtxJQJRqP8DDJW9vndJxpzQ/WK90LKug3XYjY1E9dRhg5A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=PTe1CneZwaj9qcQot+buXKJzvBCXPIABUIncHgnZC2AjPww8vfHo+dMKPPHYDWmGi6lm2MqHz5e7pkzcgggYybikpxaodChJa1OKbDIkbHHg2S/ppIXT6azTyR2+oB4QNE2weJR7xAx2C3bYWv2kR/P45ShOTJnomSxtRYVEjSeHeuRUIjgY8+mpl1u0ZJKqzoIioKqiWsHybyCYvXbQJEBJ4/d2aM1Euds9J8bO4UrBMvDWHuw5pN4hRecoe+Fw+OAa44ULoQnaUlotLoix5L65/6UWvQXPGbG0KHWiw7uckxwevWLMTmluhXrMYHnPsUXcWzxLyq114ktwxYs3+w== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PA1PR04MB10294.eurprd04.prod.outlook.com (2603:10a6:102:44d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.21; Tue, 26 Nov 2024 11:50:02 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:50:02 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v5 4/4] MAINTAINERS: add NXP S32G RTC driver Date: Tue, 26 Nov 2024 13:49:40 +0200 Message-ID: <20241126114940.421143-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114940.421143-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BEXP281CA0010.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10::20) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PA1PR04MB10294:EE_ X-MS-Office365-Filtering-Correlation-Id: 9e826626-c862-4e0b-a45b-08dd0e107611 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?asCfW25ISFQQj1VJjrbOC9poFZT8Q/P?= =?utf-8?q?D5wicrZlmtr7q/Ej8o+xc5XQ91DXZQdkCSU0/PTF4l0Avp8s46oJx4YW3VnZ8xMd3?= =?utf-8?q?a0Hy+SxSumyJW5cvo3eVQzaB9AAEWMU1jUVqaSm+5FW0WyUEvg3zVfQkpvrVfVg1w?= =?utf-8?q?8tk2WGXjTt2XjcYlC8nbr+l9FPzhWwVu+0NQsvyxMr92RSLQVAbtlHSSdTbjJT8jJ?= =?utf-8?q?Edw0b6FPMqO3jS8CSjukF0oI9ncc+MQbVrepS/D21MDK5LCBZ5u6TjyofFzpreG7E?= =?utf-8?q?L+UujD5kt7QUqTFWaroPn5lQdS8vpqj/zcqSvBnZfH6AjL5NJTQ1yEzEoFo+t+b+u?= =?utf-8?q?Lih6ujFWjEvcoRJuIOnKYx+SUjnwp8owAny59OmAnK5H7aZRnyj/lH4xaCFsmOePN?= =?utf-8?q?WZXXEYTtb6dttuYqNmXTGGYy1qQvaFdhWMLMKPtQUrpYHNzj221Sn2rEKVbpnkCCm?= =?utf-8?q?Lfrc9TTeHYU9E8S+jyadTWZoY+NiW4UZN5gFEdmwDWk3giQ4Vd04hyY74RknNVAK1?= =?utf-8?q?ZIUviJGSGmj3E0iyPWC9ZdJEM+o4LTvZoA2T9/VSkv5Ls0rBvQu4QGun8yb5CxVAw?= =?utf-8?q?iN1VGaNBCn23qyj2vUBKoo17Wrdu2T5I6NhcWOli9d4COBWR8YF4YdBbMLophaj9L?= =?utf-8?q?jvFmWPqmI23c9JDU+Si1IfbkuifsiSF5CHA6m2kZmpJlgpLZ8EF2UT/2eqZkuSyYa?= =?utf-8?q?dHLYKzm6lkur6W9IM4zPYHPixCnnpz2DJMOP8BOw0OdNTRwvovNBU6CF9rM33GeXv?= =?utf-8?q?ZrcpSnbixdaIksLc/aaUSvaCf+ZyvlxLSUnUWzxKcjC4jjdrGD65g7swpXL5u5nhO?= =?utf-8?q?ALZkYmdU26FG7oiD5OBa0LIlp0giDbWfIR3G0V0J6poB/emEv4Mx8rAXesx15vo5i?= =?utf-8?q?/tE63vJ7NXWZKkkF9XVbti1FmdKJp4vE1fr2ukgNBWAajx2kZ9SqM27AmQVqb95YX?= =?utf-8?q?4oQB2tRVwSRN7xRBwdT8oxFhzg5NMa1J7FMeNjYv1Y5E4Qt/TbNtQGn5OH5h46IjK?= =?utf-8?q?JFubrTO3LBnXp3UYUMyTRH123vvClAw8eFf6UUFgU3zho3/zObvUZGr3do4D0AlDM?= =?utf-8?q?Pt2JSzqauS9dk1bO5Ru2+dtDYGuZwroEOx1Ale9gTelsfE+g6HgS5aaSb2OH6YAnd?= =?utf-8?q?6B/QMi9gjoM9+Cqsd4oO7otb22h4SAYiUWNMEIq3cSiJnUUp+OnlqR88m1ltyEJ5y?= =?utf-8?q?ObyMV4J0vWJthdCEQWECjnQsGIzE08kAj4HcztG65QkcJKhLP6Dx0aRqu7gFm+EzD?= =?utf-8?q?XVnceBVDXSC/a9BDv7D+nZ4Yn7sv2x5fRUw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?g0p79Ho53mmlReqOM7aLGzqS21o6?= =?utf-8?q?v02NZXCgi5RXdE+dExhLMhVFjmSLbEBnt9LS4DpyNsI2PYIKqdAENDI2r1+/coHAm?= =?utf-8?q?5Pdzu5JRnmeewOot3oXi/0eQalOGzWXVqrhgehMye3VfeJ8E+8B0eH0XNTwLevYEC?= =?utf-8?q?Gwtekf/dwfteAJD7LPD+iS65Ku6k2Bs1nnBg2bwrNOD8ethbr+Ynh0F284r5plNkE?= =?utf-8?q?o2BrcI7CBe5Ypvbuu5mUyTGDcKds3fZmeTEVJW8DBU0rVR4Z6Og5pEwHYwOcjuPcd?= =?utf-8?q?sGoTaPEO4Semx/J0DMhGas4wxP4REyQ8YeH4kLCZi4b3Iv49OfXRejMoUaojety6Z?= =?utf-8?q?POqCdBcS+J0E26OAdSB5yTExor+pEJH0ChU6gc2qhtToHEQqQ1CF5fP6G5ohkXrX0?= =?utf-8?q?m38K8IXCUYMwENVBehpvIIg/jc8SQV7zeSL5386PZjeiSSMmp5DyoS5tFpUTJ9pZ6?= =?utf-8?q?u3Zyl0JGT2V4caEoslaooqHjyjKXdYIqIg6zr0DHbuxPtNidEganpETjBIhfzh+Az?= =?utf-8?q?7ZJ2Rti/Uk4goxMyIpiiSXNeD6uWLVdmCIDlHIgQAXWBlA4/l7pYS05KMUEyYbg7J?= =?utf-8?q?BmSQ0250u86mtUkTyxHwn+ckI7KX41XvlY1r5OsYkACXwy/ShF63SCFkXeS85lIxu?= =?utf-8?q?IIL01JuCrSfKCF5elXvUCA8jrR5CVeF/CekEPPrMWHdHygvVyBlnJnpZR6fSBY/ur?= =?utf-8?q?ZTL5lchU746BAStpAqQNvR7KLtGKjq2vMJspPDxSLW7hKVEjQ0HXvgYAqV86TZrT9?= =?utf-8?q?p0peMeZiAITpLaLTfSNRo/+2WVEnaqDB4yUBJM7ZI0Mx0RjocxdP1yB+Q489miOB4?= =?utf-8?q?/h/dz1EreoN+VdvrmPoz6cLUyWCi7sqlhNbzz9KaRPMq/7yzoPhbe9N8HEqyrPSbR?= =?utf-8?q?t8aPZOmkIhIuQyeiw2BckPRnNhleqtng+wBzDV/TsbQDD+LoBc39RsFVN4N4x9Ytp?= =?utf-8?q?kMflqtgmkKzz0mLaDq3FNTAHN9o71YndAogqWKRPHjtpNyb+MxiUfHGaFs7nj/tCe?= =?utf-8?q?tilm6fBEF+E96RJE0DTSqbv0lKl5FU2nxuxKQ/efPx4fp65J/rwj6sNgeisaf0Jdr?= =?utf-8?q?MZGSh82Yly9lBNwXlM0CrQJkQwR7gjggYz87XPkz25NDj5WcnzaKxDI6K2Lrak7KR?= =?utf-8?q?EXwNd48m5+lzt44dRWnP29cPSGL0TPV+At9MUVWeRye5blX+nUOXQJqzl4XMBfIaz?= =?utf-8?q?Gf/GQNIxFCI/+aGXNPG09F29qV2Zat7RLq2VHOuV8rMDLepWHZ/gnLnkhJSPY4vj4?= =?utf-8?q?y6gw7VYFAQjvSNiZvzN5QOEhtEkYXhNmyFiTW0vlGKH9qTmkHkhLf1uDJHAb1xTcf?= =?utf-8?q?wNjeTRs33zncRap28KZINqhBsZIJTnPgXUNTkkligxg4jkb197YUvUSHVbBRQZqvG?= =?utf-8?q?LBdjaQkh5gYxRAqmfFEVvLzyJtSMh/slk/4vK+9986ahiWa5Y2NgiAJLLqxMLymTl?= =?utf-8?q?7mzXGsAikgrL+kVL54YttxkglzaG51hclZGQVFkETsLrLgTDZqH7vMTn9nQHzEZR7?= =?utf-8?q?pi9t4wY3SvXz2E/xxx+VnrSvJF1NdWbNEA=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9e826626-c862-4e0b-a45b-08dd0e107611 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:50:02.1143 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: LU0UOndJ7zNu7Z7OYRCxfb3UlLG0amZH3IBIIkJDycitoWMP1/YrfnHcpPZcxBa855O/3fbfqchyj8XcMVEIlop3Sy9UL8745HFWo21urvY= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10294 From: Ciprian Marian Costea Add the NXP S32G RTC driver as maintained so further patches on this driver can be reviewed under this architecture. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7bfef98226d9..991a9df6819d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2763,8 +2763,10 @@ R: Ghennadi Procopciuc L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter