From patchwork Mon Dec 16 13:06:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13909704 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id DE03BE77183 for ; Mon, 16 Dec 2024 13:06:29 +0000 (UTC) Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) by mx.groups.io with SMTP id smtpd.web10.56093.1734354384235338149 for ; Mon, 16 Dec 2024 05:06:24 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@tuxon.dev header.s=google header.b=jF4so5+h; spf=pass (domain: tuxon.dev, ip: 209.85.221.49, mailfrom: claudiu.beznea@tuxon.dev) Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-3862d16b4f5so2633537f8f.0 for ; Mon, 16 Dec 2024 05:06:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1734354383; x=1734959183; darn=lists.cip-project.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=R5WTfMOeQnyatCkmlJUET/8OgOE4TJUeRagKp9v+vQU=; b=jF4so5+hojp8zaN+GuPEY9mcGSIfCI67jbnQzo7PZ7zKos02yBzamFZzeJSnCHLifd SEFzAcPzxQMW5aXFUJnBr/1ppCvUjEyGKTHnQfY6RYWA81bF1HXLML4UDNo/JKUjQFuV Q7yqPIszk+d7dh74GUZIagmVQd0bzIgEY5V0DME1sYWqms1OUb55c72znIfxjByPspfu Ri8gJ30fpqyi1u9YlFsLg/i7b/jWXkNlQucovDm4sez/zRsP3sCvnFxB+qN6yF7URE4r qi8KZu/qLrG8Rm1TCsCGPVkeUHV5ISiVdM0aVVWTYXA4yw38vJBJZaJE44DOrKfbPsZ8 U2/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734354383; x=1734959183; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=R5WTfMOeQnyatCkmlJUET/8OgOE4TJUeRagKp9v+vQU=; b=m5T4mjmXQvnc0Vyf7qBap/p0ZcKvNOlpxKmq6PM4uhJoy8E368V/xJI/UKmgCdqS4l B9SlWlpRLn6SMQGKUF0046pmCnjuPrIUgrtkw737TeW86YZRG8zRpgD990OalJvTAcrx vDNyLEmYQQJ9t8TeryIG+H6CNDwfc6HT3bNrPruKsiAssy7YqhWnN+WOZzw8xs2RqMDr 0fBT9fpUxOlrdOd7SoUmN8NiBuiWn3j3R3+2dmHvIjPHcTikD5dTP1Ni74dLatNeuxo8 4PYs7gCo/+9MWhAbsc37m1DLVIG/FEh3kXc1nMsX5+OeTELsEGWTq4rpZpnSUmZe+8JP VoEg== X-Forwarded-Encrypted: i=1; AJvYcCVp4OLFd6Vr8BIZxjsOsfzjFn2aj3zHcBJd/FEmbs4y2KtUXpfoPFnnks2RPoqDM1RT1VjFXX28@lists.cip-project.org X-Gm-Message-State: AOJu0YxB5408R4brO05f6DOstnJkW6pC/Wy/0GQ2UZwjSBbpkt2BVnrL BFujIVa3jUJTg5S/pTiWnL4hte/QDw8CT260EYYtKxfieIeGm3TwcVGWHOOujws= X-Gm-Gg: ASbGncvGWEVfExWBR/zuJhdlFm4gGeZKZ59cv+lzXXeAZMFJzsloA7815kxl6eEdo+i fq2lfuTAFHtCi0V3PI7/J5QaLxIby+uWz50O4A4B1l7gkS093C9UZtkis1+JaWPxFgXxqDy0utZ DE6CTIHhN8dKSTUQFQy9RSENF63A69UShhdZU/1ePTvxZcFHiUpK1BFMOyBY+DZsVMx8TLAKFA/ wdB8SczWg2MWb8S0IoPYl+h6bjiojYCL6GLU/gQjBfaYFwH+NJ6F3BaoztVrrV5pc8Ylxf02S/Q y4AL7bBWOc0= X-Google-Smtp-Source: AGHT+IFQbn7NPA/fYuRu4ddGksKntWi/EXHwarfrpzJ7Q43JuMsFVOLhsU5ZtC97GvvCICOkIEb11w== X-Received: by 2002:a05:6000:1f8b:b0:385:f7e5:de88 with SMTP id ffacd0b85a97d-388c3645e83mr11245268f8f.3.1734354382506; Mon, 16 Dec 2024 05:06:22 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.102]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-388c801233asm8346252f8f.9.2024.12.16.05.06.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Dec 2024 05:06:21 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: nobuhiro1.iwamatsu@toshiba.co.jp, pavel@denx.de Cc: claudiu.beznea@tuxon.dev, cip-dev@lists.cip-project.org, biju.das.jz@bp.renesas.com, prabhakar.mahadev-lad.rj@bp.renesas.com Subject: [cip dev][PATCH 6.1.y-cip 1/3] pinctrl: renesas: rzg2l: Execute atomically the interrupt configuration Date: Mon, 16 Dec 2024 15:06:17 +0200 Message-ID: <20241216130619.321397-2-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241216130619.321397-1-claudiu.beznea.uj@bp.renesas.com> References: <20241216130619.321397-1-claudiu.beznea.uj@bp.renesas.com> MIME-Version: 1.0 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Mon, 16 Dec 2024 13:06:29 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/17424 From: Claudiu Beznea commit aa43c15a790cf083a6e6a7c531cffd27a5e1fd4f upstream. Lockdep detects a possible deadlock as listed below. This is because it detects the IA55 interrupt controller .irq_eoi() API is called from interrupt context while configuration-specific API (e.g., .irq_enable()) could be called from process context on resume path (by calling rzg2l_gpio_irq_restore()). To avoid this, protect the call of rzg2l_gpio_irq_enable() with spin_lock_irqsave()/spin_unlock_irqrestore(). With this the same approach that is available in __setup_irq() is mimicked to pinctrl IRQ resume function. Below is the lockdep report: WARNING: inconsistent lock state 6.8.0-rc5-next-20240219-arm64-renesas-00030-gb17a289abf1f #90 Not tainted -------------------------------- inconsistent {IN-HARDIRQ-W} -> {HARDIRQ-ON-W} usage. str_rwdt_t_001./159 [HC0[0]:SC0[0]:HE1:SE1] takes: ffff00000b001d70 (&rzg2l_irqc_data->lock){?...}-{2:2}, at: rzg2l_irqc_irq_enable+0x60/0xa4 {IN-HARDIRQ-W} state was registered at: lock_acquire+0x1e0/0x310 _raw_spin_lock+0x44/0x58 rzg2l_irqc_eoi+0x2c/0x130 irq_chip_eoi_parent+0x18/0x20 rzg2l_gpio_irqc_eoi+0xc/0x14 handle_fasteoi_irq+0x134/0x230 generic_handle_domain_irq+0x28/0x3c gic_handle_irq+0x4c/0xbc call_on_irq_stack+0x24/0x34 do_interrupt_handler+0x78/0x7c el1_interrupt+0x30/0x5c el1h_64_irq_handler+0x14/0x1c el1h_64_irq+0x64/0x68 _raw_spin_unlock_irqrestore+0x34/0x70 __setup_irq+0x4d4/0x6b8 request_threaded_irq+0xe8/0x1a0 request_any_context_irq+0x60/0xb8 devm_request_any_context_irq+0x74/0x104 gpio_keys_probe+0x374/0xb08 platform_probe+0x64/0xcc really_probe+0x140/0x2ac __driver_probe_device+0x74/0x124 driver_probe_device+0x3c/0x15c __driver_attach+0xec/0x1c4 bus_for_each_dev+0x70/0xcc driver_attach+0x20/0x28 bus_add_driver+0xdc/0x1d0 driver_register+0x5c/0x118 __platform_driver_register+0x24/0x2c gpio_keys_init+0x18/0x20 do_one_initcall+0x70/0x290 kernel_init_freeable+0x294/0x504 kernel_init+0x20/0x1cc ret_from_fork+0x10/0x20 irq event stamp: 69071 hardirqs last enabled at (69071): [] _raw_spin_unlock_irqrestore+0x6c/0x70 hardirqs last disabled at (69070): [] _raw_spin_lock_irqsave+0x7c/0x80 softirqs last enabled at (67654): [] __do_softirq+0x494/0x4dc softirqs last disabled at (67645): [] ____do_softirq+0xc/0x14 other info that might help us debug this: Possible unsafe locking scenario: CPU0 ---- lock(&rzg2l_irqc_data->lock); lock(&rzg2l_irqc_data->lock); *** DEADLOCK *** 4 locks held by str_rwdt_t_001./159: #0: ffff00000b10f3f0 (sb_writers#4){.+.+}-{0:0}, at: vfs_write+0x1a4/0x35c #1: ffff00000e43ba88 (&of->mutex){+.+.}-{3:3}, at: kernfs_fop_write_iter+0xe8/0x1a8 #2: ffff00000aa21dc8 (kn->active#40){.+.+}-{0:0}, at: kernfs_fop_write_iter+0xf0/0x1a8 #3: ffff80008179d970 (system_transition_mutex){+.+.}-{3:3}, at: pm_suspend+0x9c/0x278 stack backtrace: CPU: 0 PID: 159 Comm: str_rwdt_t_001. Not tainted 6.8.0-rc5-next-20240219-arm64-renesas-00030-gb17a289abf1f #90 Hardware name: Renesas SMARC EVK version 2 based on r9a08g045s33 (DT) Call trace: dump_backtrace+0x94/0xe8 show_stack+0x14/0x1c dump_stack_lvl+0x88/0xc4 dump_stack+0x14/0x1c print_usage_bug.part.0+0x294/0x348 mark_lock+0x6b0/0x948 __lock_acquire+0x750/0x20b0 lock_acquire+0x1e0/0x310 _raw_spin_lock+0x44/0x58 rzg2l_irqc_irq_enable+0x60/0xa4 irq_chip_enable_parent+0x1c/0x34 rzg2l_gpio_irq_enable+0xc4/0xd8 rzg2l_pinctrl_resume_noirq+0x4cc/0x520 pm_generic_resume_noirq+0x28/0x3c genpd_finish_resume+0xc0/0xdc genpd_resume_noirq+0x14/0x1c dpm_run_callback+0x34/0x90 device_resume_noirq+0xa8/0x268 dpm_noirq_resume_devices+0x13c/0x160 dpm_resume_noirq+0xc/0x1c suspend_devices_and_enter+0x2c8/0x570 pm_suspend+0x1ac/0x278 state_store+0x88/0x124 kobj_attr_store+0x14/0x24 sysfs_kf_write+0x48/0x6c kernfs_fop_write_iter+0x118/0x1a8 vfs_write+0x270/0x35c ksys_write+0x64/0xec __arm64_sys_write+0x18/0x20 invoke_syscall+0x44/0x108 el0_svc_common.constprop.0+0xb4/0xd4 do_el0_svc+0x18/0x20 el0_svc+0x3c/0xb8 el0t_64_sync_handler+0xb8/0xbc el0t_64_sync+0x14c/0x150 Fixes: 254203f9a94c ("pinctrl: renesas: rzg2l: Add suspend/resume support") Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/r/20240320104230.446400-2-claudiu.beznea.uj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea --- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 11 ++++++++++- 1 file changed, 10 insertions(+), 1 deletion(-) diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/renesas/pinctrl-rzg2l.c index 6f49da4bd327..c2a0340ca945 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -2062,8 +2062,17 @@ static void rzg2l_gpio_irq_restore(struct rzg2l_pinctrl *pctrl) continue; } - if (!irqd_irq_disabled(data)) + if (!irqd_irq_disabled(data)) { + unsigned long flags; + + /* + * This has to be atomically executed to protect against a concurrent + * interrupt. + */ + raw_spin_lock_irqsave(&pctrl->lock.rlock, flags); rzg2l_gpio_irq_enable(data); + raw_spin_unlock_irqrestore(&pctrl->lock.rlock, flags); + } } } From patchwork Mon Dec 16 13:06:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13909702 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id CCD0AE7717F for ; Mon, 16 Dec 2024 13:06:29 +0000 (UTC) Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) by mx.groups.io with SMTP id smtpd.web10.56094.1734354385302277748 for ; Mon, 16 Dec 2024 05:06:25 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@tuxon.dev header.s=google header.b=YDH/rqlI; spf=pass (domain: tuxon.dev, ip: 209.85.221.41, mailfrom: claudiu.beznea@tuxon.dev) Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-388cae9eb9fso1059380f8f.3 for ; Mon, 16 Dec 2024 05:06:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1734354384; x=1734959184; darn=lists.cip-project.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Jx5ysSmZoGIWzAkovcFbgV8YILFrZUEHkRYUUn/vqqg=; b=YDH/rqlIbcLeowt1M49h0S5QeL/pGbtpQUWnB2isdJvYkrP0wPgBAAGpCLpJtsRPFZ f19oTd4oGTZNHv2kEVudzDZ76QYQ/mmeimT+X+MrEqgcoIGO1fLpKJnMZOVilY32esAU 8b1qxKr8HhUAs1Rb9OUIBdBxNEfZ+mQo5bN5gBYjA2EW/HCwujksPEM+B4dQSr2iBkvC iT3lLsSeJ3caszjWOAMafNQJAYReC+bx2jzfdy/39NZTeS/4xVw9NDbpxAPj7q2Hn6Wa 6WsFUccOC3VCkvyHJrQn2yShWkhzuVP61Yf6XcQLRZbKJMSZ3nrNcYNs868KNij0Bshg KaFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734354384; x=1734959184; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Jx5ysSmZoGIWzAkovcFbgV8YILFrZUEHkRYUUn/vqqg=; b=F+d4ZPiDbiJcqKkYwoPn9ttCKmpptPnfveAXUgWbzdtdeAaLg1EhdziT4N+Cw17HOJ USV0O6f2MWCgLw/sN18EhMYWtxnSLxTosVTrEJfraOF553ducSsBocYywBAB7G7xRuzE AQloXY/35eE/iF0uaNlCScB8ArJBvaQd3WHp88xyIbUX86x3EvEFQn9igAAGxFai3PrE N0dbBaQzQNZQ/m6QocPO+Wc+Xaa1QiWZBA0pMC3IG73rEb1kuqS5gcVDCU0MTrdxyhPk MgP9FPbSwiBOUEfE7Xz2GZBxgTZtNJHbROg3ToxyFLr1AD5t5EslG81o5oc30jYGIUBG XXQg== X-Forwarded-Encrypted: i=1; AJvYcCV+NrzMlWNEsmX3s4d4yu/JgHM3SeJC4J05Br9OlmOJ4P6v3tG1wbNUjljIQCyZCUkR0HhJdDmA@lists.cip-project.org X-Gm-Message-State: AOJu0YznaqUNyirrVDOyUGwA1fZwPWfBLSm9X96vcejLpucpimYPW5a3 KrHvd6Iwai9AGi8aA0s+zPpcdBxcGx6GHFrWkBCl2gcFk+7UkODi/J5Q6g0lekE= X-Gm-Gg: ASbGncu9ODELw3u6c30j4iExJnQJcHLo3SNViiOEvke4BYLp7agc7VXzzpksgc036LR 2EchDm3J83m3elomQLigcYNVzutsblIPGACqUfl2xZsn9M0wRM2PwEhkqi/9QJjZyZommWLqVfy ZuVzgGFp+5dK0Bjn8W5ULdO9RXA2BYsw/JsVS3xId5yFh+ha2tx4RVY8URROhosI0Fvbs8MT1ye Da60VUVDmelYvdsVpuZSWg06af61UsevDhF6IZJeMWAVFnbapbl22USZoFAwIUvxhCDYedth0Zr joC5KHQnJpU= X-Google-Smtp-Source: AGHT+IHJd2Sb5fVrBv4TmG9SD93ozLgSAb3rYgdFxBp+CcEGutnqfVRjGLUt5X6eNhwNd+NnWuKKrA== X-Received: by 2002:a5d:610f:0:b0:388:caf4:e909 with SMTP id ffacd0b85a97d-388caf4e9c5mr5853559f8f.25.1734354383636; Mon, 16 Dec 2024 05:06:23 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.102]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-388c801233asm8346252f8f.9.2024.12.16.05.06.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Dec 2024 05:06:23 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: nobuhiro1.iwamatsu@toshiba.co.jp, pavel@denx.de Cc: claudiu.beznea@tuxon.dev, cip-dev@lists.cip-project.org, biju.das.jz@bp.renesas.com, prabhakar.mahadev-lad.rj@bp.renesas.com Subject: [cip dev][PATCH 6.1.y-cip 2/3] pinctrl: renesas: rzg2l: Configure the interrupt type on resume Date: Mon, 16 Dec 2024 15:06:18 +0200 Message-ID: <20241216130619.321397-3-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241216130619.321397-1-claudiu.beznea.uj@bp.renesas.com> References: <20241216130619.321397-1-claudiu.beznea.uj@bp.renesas.com> MIME-Version: 1.0 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Mon, 16 Dec 2024 13:06:29 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/17425 From: Claudiu Beznea commit 02cd2d3be1c31a3fd328ee83e576340d34bc57d9 upstream. Commit dce0919c83c3 ("irqchip/renesas-rzg2l: Do not set TIEN and TINT source at the same time") removed the setup of TINT from rzg2l_irqc_irq_enable(). To address the spurious interrupt issue the setup of TINT has been moved in rzg2l_tint_set_edge() through rzg2l_disable_tint_and_set_tint_source(). With this, the interrupts are not properly re-configured after a suspend-to-RAM cycle. To address this issue and avoid spurious interrupts while resumming set the interrupt type before enabling it. Fixes: dce0919c83c3 ("irqchip/renesas-rzg2l: Do not set TIEN and TINT source at the same time") Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/r/20240419063822.3467424-1-claudiu.beznea.uj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea --- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 23 +++++++++++++---------- 1 file changed, 13 insertions(+), 10 deletions(-) diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/renesas/pinctrl-rzg2l.c index c2a0340ca945..517868e4c289 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -2044,7 +2044,9 @@ static void rzg2l_gpio_irq_restore(struct rzg2l_pinctrl *pctrl) for (unsigned int i = 0; i < RZG2L_TINT_MAX_INTERRUPT; i++) { struct irq_data *data; + unsigned long flags; unsigned int virq; + int ret; if (!pctrl->hwirq[i]) continue; @@ -2062,17 +2064,18 @@ static void rzg2l_gpio_irq_restore(struct rzg2l_pinctrl *pctrl) continue; } - if (!irqd_irq_disabled(data)) { - unsigned long flags; - - /* - * This has to be atomically executed to protect against a concurrent - * interrupt. - */ - raw_spin_lock_irqsave(&pctrl->lock.rlock, flags); + /* + * This has to be atomically executed to protect against a concurrent + * interrupt. + */ + raw_spin_lock_irqsave(&pctrl->lock.rlock, flags); + ret = rzg2l_gpio_irq_set_type(data, irqd_get_trigger_type(data)); + if (!ret && !irqd_irq_disabled(data)) rzg2l_gpio_irq_enable(data); - raw_spin_unlock_irqrestore(&pctrl->lock.rlock, flags); - } + raw_spin_unlock_irqrestore(&pctrl->lock.rlock, flags); + + if (ret) + dev_crit(pctrl->dev, "Failed to set IRQ type for virq=%u\n", virq); } } From patchwork Mon Dec 16 13:06:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13909701 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id CE086E77180 for ; Mon, 16 Dec 2024 13:06:29 +0000 (UTC) Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) by mx.groups.io with SMTP id smtpd.web10.56095.1734354386560917811 for ; Mon, 16 Dec 2024 05:06:26 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@tuxon.dev header.s=google header.b=GJJ4pzbk; spf=pass (domain: tuxon.dev, ip: 209.85.221.50, mailfrom: claudiu.beznea@tuxon.dev) Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-385e2880606so3743279f8f.3 for ; Mon, 16 Dec 2024 05:06:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1734354385; x=1734959185; darn=lists.cip-project.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rLlQCh0HX0cVC6kM9GpwGw6elBRg1QLkSxJ9ZnrkPwY=; b=GJJ4pzbkqA+/azFo5x1fCdChrJx/dRh59ySMaUgSSXVM88FpCBRIakqXUslG1Z1sND Xp6qaS4kaCxkv8BhSBCK4/6+CgXdwwCAJYlhygExB/FRctBsM2gsSnXBiKmdr+Fkvtcc ZUk6g+J9aldHvCslIvj7SDMMmE63nr/zoSm+lDKbnm7bLITA8uqa3xkdi76NKOsuyz4o BdIABKPR9E7DXEntaQJHJ40PBYj9jjDxlldMXftlwtxoIxBmPYfjgAb8Y/iBR9U/hdsH m/tedidRq9DpBNmk78IDF0BJdq9fCkt7X87cC0XsrIZVKb6F5wmpblEjIPqQRlp2mcyZ oK1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734354385; x=1734959185; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rLlQCh0HX0cVC6kM9GpwGw6elBRg1QLkSxJ9ZnrkPwY=; b=AY58oKULe52a7QSnrDIrUJSHLdjtKm0QhifidtYz5seism3FOzAvabbyacitz7vbSH so5e+oAF/2uvBeYZAUl4TPxnTbuox2jp0y2JJuySnVbWwyx3zKCG5AYcb4fnPxI+CDDq EjuVJxPwxNi+8dNzcylDKiHcvQT+hl0STHSPLvdyR4WM1MUyTCAu07ARVXhwdI/uUGNL k3+60c/RQfVcTvXTtZjM84IQxGxJn8FdqW/3Q6n3To3j03b3HST9lTqbrWlHfDPgV6NP WXUH/KRKfAU9jMNmGMH9gXNYb6n6iqj+PbLrhUTfdI7mN/uZGRq/iGY9ZGVFA8D4ETkt cCfg== X-Forwarded-Encrypted: i=1; AJvYcCXhpDO54YOiITkgz+gkHQ1qMGgZEVc17VN3Qk/FhkYwdgyJ0mh+SKmXXk5m209zc1HtnpwxOKYV@lists.cip-project.org X-Gm-Message-State: AOJu0YxEOLAnmMF8nlJYfaN2i4fq69B51U0qh9dtVGJYdC8o3/8ml2J4 HHjrd6Khi/jKnJbNiw7H1rKqaEjjEdsNhif3u3RhoAPZSQDrDOJopJ1d2MwV93c= X-Gm-Gg: ASbGnctDVlY6Avp6E9Eek/e30qZ4I1H7mk/XqSv2dwJk6K5dt2qGpppNUjv+DicHZCk nZgLSAQ9xxHBySYF4Kz8VytfB9jI0PI+Pn50SlsQNsJWcAJ+BC+MkUaJhWRYM/QJEOjymEqXavU Z2vf2L38LGDSk1zlBsyQN4tV6FyfRVRjrW6+12L2L/fVInEme5IGe8BQ77fUflnL1Ttay3UTMD/ yqwMCgF4eWd9Ap96mV5T0OaAGDEz5jpVhCZu3P+b0UXDBEebLVEU/VrqZUMLbrZGXPxvnH5NCF4 Mw/t2trAxoI= X-Google-Smtp-Source: AGHT+IEixKLak7mytIbs727yT2Fftb++3VRVtXhlUVfLwCgi7sP421K/EV1t2qk9HWsNTJeTQrvT4g== X-Received: by 2002:a5d:69ce:0:b0:388:c61d:43e4 with SMTP id ffacd0b85a97d-388c61d4939mr7387966f8f.45.1734354384796; Mon, 16 Dec 2024 05:06:24 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.102]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-388c801233asm8346252f8f.9.2024.12.16.05.06.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Dec 2024 05:06:24 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: nobuhiro1.iwamatsu@toshiba.co.jp, pavel@denx.de Cc: claudiu.beznea@tuxon.dev, cip-dev@lists.cip-project.org, biju.das.jz@bp.renesas.com, prabhakar.mahadev-lad.rj@bp.renesas.com Subject: [cip dev][PATCH 6.1.y-cip 3/3] pinctrl: renesas: rzg2l: Use spin_{lock,unlock}_irq{save,restore} Date: Mon, 16 Dec 2024 15:06:19 +0200 Message-ID: <20241216130619.321397-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241216130619.321397-1-claudiu.beznea.uj@bp.renesas.com> References: <20241216130619.321397-1-claudiu.beznea.uj@bp.renesas.com> MIME-Version: 1.0 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Mon, 16 Dec 2024 13:06:29 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/17426 From: Claudiu Beznea commit a39741d38c048a48ae0d65226d9548005a088f5f upstream. On PREEMPT_RT kernels the spinlock_t maps to an rtmutex. Using raw_spin_lock_irqsave()/raw_spin_unlock_irqrestore() on &pctrl->lock.rlock breaks the PREEMPT_RT builds. To fix this use spin_lock_irqsave()/spin_unlock_irqrestore() on &pctrl->lock. Fixes: 02cd2d3be1c3 ("pinctrl: renesas: rzg2l: Configure the interrupt type on resume") Reported-by: Diederik de Haas Closes: https://lore.kernel.org/all/131999629.KQPSlr0Zke@bagend Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/r/20240522055421.2842689-1-claudiu.beznea.uj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea --- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/renesas/pinctrl-rzg2l.c index 517868e4c289..cbb4780fb2d0 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -2068,11 +2068,11 @@ static void rzg2l_gpio_irq_restore(struct rzg2l_pinctrl *pctrl) * This has to be atomically executed to protect against a concurrent * interrupt. */ - raw_spin_lock_irqsave(&pctrl->lock.rlock, flags); + spin_lock_irqsave(&pctrl->lock, flags); ret = rzg2l_gpio_irq_set_type(data, irqd_get_trigger_type(data)); if (!ret && !irqd_irq_disabled(data)) rzg2l_gpio_irq_enable(data); - raw_spin_unlock_irqrestore(&pctrl->lock.rlock, flags); + spin_unlock_irqrestore(&pctrl->lock, flags); if (ret) dev_crit(pctrl->dev, "Failed to set IRQ type for virq=%u\n", virq);