From patchwork Fri Jan 3 06:32:39 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joey Lu X-Patchwork-Id: 13925231 X-Patchwork-Delegate: kuba@kernel.org Received: from mail-pj1-f52.google.com (mail-pj1-f52.google.com [209.85.216.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 489FA1B4F21; Fri, 3 Jan 2025 06:33:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735885993; cv=none; b=acZDR4aIuGzWtQd3jB+cnpxqCwjBQfXoEp9bvkvIKyPInqDEf4aKCbm6pwMv9gvJ8WnuDv3HfJRwMlwAe7FumoNsXWgejn2AsN3JWqdWgpvWiF+TDtn+A9/+zSUHQVi/Oq5L9e0O6N0RIkEajFM/LO71BdySz4msrLa1MjzGJmQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735885993; c=relaxed/simple; bh=yny0NlIdMZcnh9SPksE3fIPfMjVhWTQRP8RvSOm/ffo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=dhnewWSih4Kqpsa675Z6Wz5tVNutK6M9036I3mj9dQO5ILxHBkM4O143pfFLCEyA0MJzPYtv+BIWZ8dReMeR4j2PinEz+mxLV9/wE57MDLtegP2NJpJPzRbMVwIcCxn6TZefzRmqbPDLvD+jqe4sZI0wGQQIEjuG5mYweJRQAU0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gKDqBfNd; arc=none smtp.client-ip=209.85.216.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gKDqBfNd" Received: by mail-pj1-f52.google.com with SMTP id 98e67ed59e1d1-2f441791e40so13563352a91.3; Thu, 02 Jan 2025 22:33:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1735885991; x=1736490791; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7dW9tSKSb3CcOFy1YNdY01ABpN6qWxIbLh8Rm1LEF2s=; b=gKDqBfNd3xfJS7kdPbH52bBxZayv3FQTr2vxcCwpg1J5rnBB7dUylK3L1hweo5xuTZ UvRne1iHwbAH6EOmkJQns6TMvwSWmcC9GEgpCaKHqc/RFzxxfXNjaNTSFDIukL1ywir4 1lBeIgAsSimqAWH/jout5zE3DdFAn2lmVJkr+jsWFvaKDMNTE9eP2+PWggTdfViVzO7R hVXNUATjD378RUxoz0jqt9F2MhcRq6MpwkEAFYV5W2+znudok54dT/m6NyK7wn4an0EC IYiSieZ9knQAkK0hpPUM8SaUZWXi4847u+HLGbEGCmJfdEmJc3+4DqI341U/yTcQbJiM s8vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735885991; x=1736490791; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7dW9tSKSb3CcOFy1YNdY01ABpN6qWxIbLh8Rm1LEF2s=; b=S6WKrMjtWHcL1lnmEn50pMfGpbSQhX0h4aB+Z9I6/MLry2vOJ29x1UxjHIvVUro62f QSPTKZoq3dv8oanZqP46gvhCx+fKlZ91mIwOvYU0MzD0gHoGKHtMY7Z+miTd4VDllBwZ yBu+jd7N/24xz4mENisu5C8Le7SqQ8E328ON4rNOLQ4WHKH/J2SHuZt2R7mADtSpMsm/ faM9XEQBBwP7gsLPjm7AiiRXNq0zTvhjdsOZkoUHRdd8jTi+SfhO9Kmft1A2najj4FBB z+dVgZ2Nl3RfEc9C6hRJznMoVaR9y8CnVM/pXwt4d42HVckkhM+BxbYYAKOxWlexHMv6 U4/g== X-Forwarded-Encrypted: i=1; AJvYcCUG3KAEHbHE17fPCGXIpQfxlS6Iy4vH1ZWHbOPnYpUnkHYdw/f4Ypdb1TyTv874BIC/GyhHLz2x9j5R@vger.kernel.org, AJvYcCVf2Eg19350afW0/6D1Ku8M1gTiPtGdZVqiisLO6gC+c46tPHuV1ZKce0RNDhub4U0xP9PuOt+cvVGM156+@vger.kernel.org, AJvYcCWuigz8/AqFfjvPAnp/tm5lT8hbpBzjf822L6BVSF2KR6oTMFPy3tU3Vd3zzSMlV6Or++sEjMHF@vger.kernel.org X-Gm-Message-State: AOJu0Yxo/hwgQRDYESke8fk80vSnx92YXNmG5rWK1R9+Rjgb2XHYCjJQ BVK2Gs1UW6XgYLeq4LtcZgE0omuhtazEFhS/0dvs/BciKnVlQCEG X-Gm-Gg: ASbGncva+Q0dOW800VZs34y692iD/GN7lwaIPzYCRWVFlIXyQnK06JjTGzx1isihKvC H93YGpNNbTPTaW5Ewz6CuPSZ1LW3XhtpW0PKsgYxbCxe9OL3pBiflqfFK3NGFG0VEygZ2bxnJuA AtXkqB29guSwu2ZB5t6sXuZEgmh2zEMq4mW3iutKat45lD6vJyta8gSIo+ZmShNA9kcGtbLxyxH TVWSgPJEBepO1f7O2Jz/x7TZ+dA/b1WJ1+2a5rgHnYDEfd0pb370qnrPi1hJDe+mtkARt5l9zue DtRXdmqKAvWqlfA5pfL4bg== X-Google-Smtp-Source: AGHT+IEiOFe4evfri1nnuFO6yzTBznHLXu75pnxX+t4aHQDSqgiu6wv6g4L6GtYLrIIjCWk7VdcMRQ== X-Received: by 2002:a17:90b:3d50:b0:2ee:b4bf:2d06 with SMTP id 98e67ed59e1d1-2f452e458ccmr71154893a91.19.1735885991475; Thu, 02 Jan 2025 22:33:11 -0800 (PST) Received: from yclu-ubuntu.. (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f2ee26d89asm29427805a91.46.2025.01.02.22.33.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jan 2025 22:33:11 -0800 (PST) From: Joey Lu To: andrew+netdev@lunn.ch, davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mcoquelin.stm32@gmail.com, richardcochran@gmail.com Cc: alexandre.torgue@foss.st.com, joabreu@synopsys.com, ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, peppe.cavallaro@st.com, linux-arm-kernel@lists.infradead.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, openbmc@lists.ozlabs.org, linux-stm32@st-md-mailman.stormreply.com, Joey Lu Subject: [PATCH net-next v6 1/3] dt-bindings: net: nuvoton: Add schema for Nuvoton MA35 family GMAC Date: Fri, 3 Jan 2025 14:32:39 +0800 Message-Id: <20250103063241.2306312-2-a0987203069@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250103063241.2306312-1-a0987203069@gmail.com> References: <20250103063241.2306312-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Patchwork-Delegate: kuba@kernel.org Create initial schema for Nuvoton MA35 family Gigabit MAC. Signed-off-by: Joey Lu Reviewed-by: Rob Herring (Arm) --- .../bindings/net/nuvoton,ma35d1-dwmac.yaml | 126 ++++++++++++++++++ .../devicetree/bindings/net/snps,dwmac.yaml | 1 + 2 files changed, 127 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/nuvoton,ma35d1-dwmac.yaml diff --git a/Documentation/devicetree/bindings/net/nuvoton,ma35d1-dwmac.yaml b/Documentation/devicetree/bindings/net/nuvoton,ma35d1-dwmac.yaml new file mode 100644 index 000000000000..c3f2ad423cc0 --- /dev/null +++ b/Documentation/devicetree/bindings/net/nuvoton,ma35d1-dwmac.yaml @@ -0,0 +1,126 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/nuvoton,ma35d1-dwmac.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton DWMAC glue layer controller + +maintainers: + - Joey Lu + +description: + Nuvoton 10/100/1000Mbps Gigabit Ethernet MAC Controller is based on + Synopsys DesignWare MAC (version 3.73a). + +allOf: + - $ref: snps,dwmac.yaml# + +properties: + compatible: + items: + - enum: + - nuvoton,ma35d1-dwmac + + reg: + maxItems: 1 + description: + Register range should be one of the GMAC interface. + + interrupts: + maxItems: 1 + + clocks: + items: + - description: MAC clock + - description: PTP clock + + clock-names: + items: + - const: stmmaceth + - const: ptp_ref + + nuvoton,sys: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to access syscon registers. + - description: GMAC interface ID. + enum: + - 0 + - 1 + description: + A phandle to the syscon with one argument that configures system registers + for MA35D1's two GMACs. The argument specifies the GMAC interface ID. + + resets: + maxItems: 1 + + reset-names: + items: + - const: stmmaceth + + phy-mode: + enum: + - rmii + - rgmii + - rgmii-id + - rgmii-txid + - rgmii-rxid + + tx-internal-delay-ps: + default: 0 + minimum: 0 + maximum: 2000 + description: + RGMII TX path delay used only when PHY operates in RGMII mode with + internal delay (phy-mode is 'rgmii-id' or 'rgmii-txid') in pico-seconds. + Allowed values are from 0 to 2000. + + rx-internal-delay-ps: + default: 0 + minimum: 0 + maximum: 2000 + description: + RGMII RX path delay used only when PHY operates in RGMII mode with + internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds. + Allowed values are from 0 to 2000. + +required: + - clocks + - clock-names + - nuvoton,sys + - resets + - reset-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + ethernet@40120000 { + compatible = "nuvoton,ma35d1-dwmac"; + reg = <0x40120000 0x10000>; + interrupts = ; + interrupt-names = "macirq"; + clocks = <&clk EMAC0_GATE>, <&clk EPLL_DIV8>; + clock-names = "stmmaceth", "ptp_ref"; + + nuvoton,sys = <&sys 0>; + resets = <&sys MA35D1_RESET_GMAC0>; + reset-names = "stmmaceth"; + + phy-mode = "rgmii-id"; + phy-handle = <ð_phy0>; + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethernet-phy@0 { + reg = <0>; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/net/snps,dwmac.yaml b/Documentation/devicetree/bindings/net/snps,dwmac.yaml index eb1f3ae41ab9..4bf59ab910cc 100644 --- a/Documentation/devicetree/bindings/net/snps,dwmac.yaml +++ b/Documentation/devicetree/bindings/net/snps,dwmac.yaml @@ -67,6 +67,7 @@ properties: - ingenic,x2000-mac - loongson,ls2k-dwmac - loongson,ls7a-dwmac + - nuvoton,ma35d1-dwmac - qcom,qcs404-ethqos - qcom,sa8775p-ethqos - qcom,sc8280xp-ethqos From patchwork Fri Jan 3 06:32:40 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joey Lu X-Patchwork-Id: 13925232 X-Patchwork-Delegate: kuba@kernel.org Received: from mail-pj1-f43.google.com (mail-pj1-f43.google.com [209.85.216.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E1BCC1BC064; Fri, 3 Jan 2025 06:33:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735885997; cv=none; b=hJcWEw6uLtGWd/OCQFGNvj98L18FRiXZApvV5mmNMhJz3sJfNLY+OBVeFKYpnKxyg9jCykxfWGw0wg8DvZLp1LmVLs6LiotuNxdAs1DXIhdoXs/+WmOnjQMDIsOMOcOZR3Z3nIlhsbiBKAJ4TWymG56iQgEoXzsPXetaUs7WCcA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735885997; c=relaxed/simple; bh=ZPWWkf8y3PIpl1ZrRUmwZ/M8/KLlJXX6z94I1cyy1oM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=aZZV8cFVcAMIDnlTUktctL5x5HL/5fouodwUlcXd8rKdHwZtCsHgwzgWyREthqUcI41KEzByh1BoWtIyHLqPRoJgDElyGeMEuOg7B5+td7W0njjepmNfqTwZsXI6uL9eoRGdCqR8DSjpmXx6UXqGEE7rSI6I5okYHVT91rP3ibA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eajhVWZa; arc=none smtp.client-ip=209.85.216.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eajhVWZa" Received: by mail-pj1-f43.google.com with SMTP id 98e67ed59e1d1-2eed82ca5b4so16520720a91.2; Thu, 02 Jan 2025 22:33:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1735885995; x=1736490795; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Gt4NnAFdXC2reJFPXxH+iGtIQoMQDkVtQ1A5Cdj5rvs=; b=eajhVWZaThdGtyu5r8g14WCgvwpGZfUMg6F4ig+JKkqUtcxpmFX2JKMsbMaLF16m8J EC7VgA7QdfulgrgKt4KJNSkCRhuFkIylKQn4BgFipP5TM387tow9scKnr1WiizAr89Vz +Vm6DjUf53jp79TnCwTbuSLLZm+4RHK7sALKUm6GEw8s9LZBmXaAJrKhXX1qIQcDi5/p gFWF/rkoImjGFPFk5Wr8yBJkdRS2F5h8YtGmHSGpmHvSI1cgj2Vbx9DXc0PPUEbotP8k VJ2+RuM1ks9Ddj94YhEWGsdP4EHzTlArbvXBJjmbMNrj41gvwJIMkzWf8yLicNQqYDH1 Li5w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735885995; x=1736490795; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Gt4NnAFdXC2reJFPXxH+iGtIQoMQDkVtQ1A5Cdj5rvs=; b=YVliBKgQsSk41g4SN1VFQFCnRj+9i/4XPfSDOiET2Md7yeTX/7BLfEGn4uSk3VDQ6M vp73QY+QAB8SVBai1z0FXfZtnxAQBfAO2vni5AFdpO+XMTc8xnw3Uw1wuzrP069gaK0m elav6Dc+kORe4VRWqTiGvmepy+ZkqJThSHVhCckfsLmMk7iJk6RXQamnIV2iYKwYjw8I U0yTphErS9Ca8OXa3uUjFBYLNTwU2YliRermt6kBxqNZ31L0J8yFmKFu9WW8HjbTbdwu 4c5ji0/FRFCemzUClbyzvDnFwhvhLoB05ngLZVSNXLFf5olSvr2Vmj7LgXfZugnB+auX XGvw== X-Forwarded-Encrypted: i=1; AJvYcCUyOif0AK6M2RR+joxf4xOlGuu/qDmSqeeTYXIvmGIjjZ4mlU0h/3QzNSUQK0lKtLahzVRb34hz2GoQ9sXg@vger.kernel.org, AJvYcCW3V5SRo/epvbm1VS9zErcigd1NkMBz2Qx2z7JbK2UD/RUyn1uhYxZQlWJE/ELNA0p9480bQEMmfGkl@vger.kernel.org, AJvYcCXlgRebIZSfa+2eF5E5fbKBAuiqmkAlq5ztq8JqeDD/pJrjQkrGwDCglF5/C74mN0g/BQcT66vk@vger.kernel.org X-Gm-Message-State: AOJu0YxfAWi3wafPuH48eY6Rm2YDKjpy8tEK3tQnRCk599mGYA8ljAcd 9VjmvNkRt9ifWYvllgiO4mJ5kVg2QZYPi71wdT5H01+asz6jOy1D X-Gm-Gg: ASbGncuYrDubWe6fb+1RvZcGoKXijj6GkAGY60SNMVbXgepR8DnF3srK/k720BBMit+ yJG/ge8RhtNE0jtP4yAOXuXLDOmyH67v0YkKOzQBikei39h8Ld4yBrzxHaJQiqPypEWMhd24abI La+EWmbWmetz/0Dhc6IF4bHRQOMNP1ANHRyqzm2/a4PfL/LL+P/2MkIaNGw7vQUl1bVYmulKe8+ t+uiW1V/QmA680uaOddeABwtEq+IXhVR0PqBxrP2dTkrXXPyiRxSZqBjoKwrXt5tdf2AjWlVU++ qACdjyuzXKAOVG/S9MVR2g== X-Google-Smtp-Source: AGHT+IG23kmj6DK+vlZPS0EcCMKK+e9+4Q3xk8hUGRJ9aeWgvaZ8mRigTjEz+v5buodrd7CiMiIrMw== X-Received: by 2002:a17:90b:520e:b0:2ee:c9b6:c266 with SMTP id 98e67ed59e1d1-2f452e22592mr69746730a91.13.1735885995130; Thu, 02 Jan 2025 22:33:15 -0800 (PST) Received: from yclu-ubuntu.. (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f2ee26d89asm29427805a91.46.2025.01.02.22.33.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jan 2025 22:33:14 -0800 (PST) From: Joey Lu To: andrew+netdev@lunn.ch, davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mcoquelin.stm32@gmail.com, richardcochran@gmail.com Cc: alexandre.torgue@foss.st.com, joabreu@synopsys.com, ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, peppe.cavallaro@st.com, linux-arm-kernel@lists.infradead.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, openbmc@lists.ozlabs.org, linux-stm32@st-md-mailman.stormreply.com, Joey Lu Subject: [PATCH net-next v6 2/3] arm64: dts: nuvoton: Add Ethernet nodes Date: Fri, 3 Jan 2025 14:32:40 +0800 Message-Id: <20250103063241.2306312-3-a0987203069@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250103063241.2306312-1-a0987203069@gmail.com> References: <20250103063241.2306312-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Patchwork-Delegate: kuba@kernel.org Add GMAC nodes for our MA35D1 development boards: two RGMII interfaces for SOM board, and one RGMII and one RMII interface for IoT board. Signed-off-by: Joey Lu --- .../boot/dts/nuvoton/ma35d1-iot-512m.dts | 12 +++++ .../boot/dts/nuvoton/ma35d1-som-256m.dts | 10 ++++ arch/arm64/boot/dts/nuvoton/ma35d1.dtsi | 54 +++++++++++++++++++ 3 files changed, 76 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts b/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts index 9482bec1aa57..5cc712ae92d8 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts @@ -18,6 +18,8 @@ aliases { serial12 = &uart12; serial13 = &uart13; serial14 = &uart14; + ethernet0 = &gmac0; + ethernet1 = &gmac1; }; chosen { @@ -126,3 +128,13 @@ &uart14 { pinctrl-0 = <&pinctrl_uart14>; status = "okay"; }; + +&gmac0 { + phy-mode = "rgmii-id"; + status = "okay"; +}; + +&gmac1 { + phy-mode = "rmii"; + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts index f6f20a17e501..1d9ac350a1f1 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts @@ -18,6 +18,8 @@ aliases { serial12 = &uart12; serial14 = &uart14; serial16 = &uart16; + ethernet0 = &gmac0; + ethernet1 = &gmac1; }; chosen { @@ -129,3 +131,11 @@ &uart16 { pinctrl-0 = <&pinctrl_uart16>; status = "okay"; }; + +&gmac0 { + status = "okay"; +}; + +&gmac1 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi index e51b98f5bdce..89712e262ee6 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi +++ b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi @@ -379,5 +379,59 @@ uart16: serial@40880000 { clocks = <&clk UART16_GATE>; status = "disabled"; }; + + gmac0: ethernet@40120000 { + compatible = "nuvoton,ma35d1-dwmac"; + reg = <0x0 0x40120000 0x0 0x10000>; + interrupts = ; + interrupt-names = "macirq"; + clocks = <&clk EMAC0_GATE>, <&clk EPLL_DIV8>; + clock-names = "stmmaceth", "ptp_ref"; + + nuvoton,sys = <&sys 0>; + resets = <&sys MA35D1_RESET_GMAC0>; + reset-names = "stmmaceth"; + + phy-mode = "rgmii-id"; + phy-handle = <ð_phy0>; + status = "disabled"; + + mdio0: mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + eth_phy0: ethernet-phy@0 { + reg = <0>; + }; + }; + }; + + gmac1: ethernet@40130000 { + compatible = "nuvoton,ma35d1-dwmac"; + reg = <0x0 0x40130000 0x0 0x10000>; + interrupts = ; + interrupt-names = "macirq"; + clocks = <&clk EMAC1_GATE>, <&clk EPLL_DIV8>; + clock-names = "stmmaceth", "ptp_ref"; + + nuvoton,sys = <&sys 1>; + resets = <&sys MA35D1_RESET_GMAC1>; + reset-names = "stmmaceth"; + + phy-mode = "rgmii-id"; + phy-handle = <ð_phy1>; + status = "disabled"; + + mdio1: mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + eth_phy1: ethernet-phy@1 { + reg = <1>; + }; + }; + }; }; }; From patchwork Fri Jan 3 06:32:41 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joey Lu X-Patchwork-Id: 13925233 X-Patchwork-Delegate: kuba@kernel.org Received: from mail-pj1-f51.google.com (mail-pj1-f51.google.com [209.85.216.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 83A401BA86C; Fri, 3 Jan 2025 06:33:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735886002; cv=none; b=kGLni8YzQHKX7MrMVe6IbLxvEEJPrIflNT888qiHZEiKgVVSAmpGhGFyxyk/eG2bfAGQFkeYOcmwtT0CRStc/VtqUxrDs7d0mMY7tusOTF3fkn1+RooNnw5abyFpOD7Fk2IO0iAmHFfqMCV0TCE7AD2NQrXox3hkth0WWv6pY6I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735886002; c=relaxed/simple; bh=U2dXBjHujafOm2v9GwEAhOHT4hbQgOO2JKHzOXLqeUI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=nhXrMVlRsrMu9JpNSYj5z4llYIHcdNORv+JkZD/zaWO0LYxZVhjJ3qrY8P446NxhV12hUnDho6wzPUhgVwPfwtLZVSNHjBRmcwjsRCXAvNZq4ULv+p1TEUa+s8kP2nMD9OKJqFWcjL+yQQO87qeFJjeFyTdC5rjIIejYZY8WqL8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=b8HJWXOm; arc=none smtp.client-ip=209.85.216.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="b8HJWXOm" Received: by mail-pj1-f51.google.com with SMTP id 98e67ed59e1d1-2f4409fc8fdso14182476a91.1; Thu, 02 Jan 2025 22:33:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1735885999; x=1736490799; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8rvoiNSUQcM8TuxFbSwULTNEYBecHUA9EgFBttRWDN4=; b=b8HJWXOmdtweqZJuW5HWnsMs1QXb7b7XCxSDxC2ph44pmXcp4pefjFoxHPiKI4PPVV Ptv7HceZI4qI+0JfEhslv1GePxHcy7tbcGMSmfHW0tuhGnQcS6YVttU6wngNdxcHnzgv fv9YSA+l7qawmsGar1jivap39ugfFsxC/mqiqDQNH1AOovIhCEevFu016nEmkZvLcWjj 9/nK/qJQaRN3ComTKtJcS7X2xPs+qN2KUA+4blv3MMZNSqyfQXXISr2/Dhe2wWGipC/I zylm2fuLGW4rj966EgSPP1+VVdajsNeBf41FaT7I4vfeMGwkh7IfRY9hnwrBkklu/Jb+ xuew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735885999; x=1736490799; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8rvoiNSUQcM8TuxFbSwULTNEYBecHUA9EgFBttRWDN4=; b=AaI/YNDtOGIqFgKxcN8qSTDDb2dyL02QZCRUZGzZW+XOviupuZLKhqwdT0upaEwx4F gHZ+LNzVfMbxUsWJZ385CvhuVTF7oBC0fotBkanVQ9DIlmhQB/LtKQLEg4fAQ5D1nTvW VSnNmXc/6ngnA0cqG602SpgX2YGMWl8bkhiFrv2hAX8tcWmPUNZh31Z/kmy5jgtbiyW1 HTRlvPK5kz2hdZsW79tkqCPwkWtlpcwPCf2SF4pFd9qhZhQxkljT09nld7O4t6coeshc aUZIxlb+4vKZEZUMvJ1p62O3N30eiy9AykQvhF2CJ0rGVMoOQtEx1g77Ht5Vzy8YAFSA w2qg== X-Forwarded-Encrypted: i=1; AJvYcCWP4lAOnmNrqladZfTKxl1v8Ex76tXOe1gqggAl1T/+4dRlWCi3q/4EB06zLV0FBda5mDkj/TiEUFPd@vger.kernel.org, AJvYcCWb0ay1F6oKcTYXzLZAruJWt8WxAzWVZnv+8wOF/nudx5ruCF3buqM12tzUeU39QJDBVCVND3SZa4XILdIn@vger.kernel.org, AJvYcCWjq5H8YWRBeohqThlvZOERQZQKb7p6D5mFEmpiEmJ8pkyHT6avVbQfOTumPQGVusrjvMqNisvy@vger.kernel.org X-Gm-Message-State: AOJu0Yx05JI54AiiJ7fI/3T/VS70/C9Vh1ZXY7a6QTZb48cZHv+f6mOr lqr0o0icaFADy5JvC2WrUxRJifcbtaAXQBjRGamMzo1debar4T5i X-Gm-Gg: ASbGnctcOkvDM/5346/CrT+wjCH1UQDvSA08iUn9X5cvctbGI7/HqVnbZuLrkG81aqA UOTEvK1lFfgW9BKoNn5yE+dl/sSjZlYvY8XdehVJ35VIxK/iHfn489iZtVQcSBUYRZuOCRoxNlj E1DhjR8GM4IiPfyEKTrxleqe5StqT38RcD7INNGphbNw+1nXG79Byc14zi9mRI0eGR4XAMI+MWz pVKSq9wBa2C+R4ZQP/WBKJoti9+r5awDyfjzu0g4vjx4CU0KBmg4KFcTTF7qZxQJ+2pI5nFi8LJ meLPAvlwd7ezX0f2UXgMpA== X-Google-Smtp-Source: AGHT+IFTt3/x35cc7jj3NYKfE7pGfA0/26fnxS5Q/C4NNxu/m4kr/JSjVBvl7fjIltQQk5YfHmvdRA== X-Received: by 2002:a17:90b:548c:b0:2ef:e063:b3f8 with SMTP id 98e67ed59e1d1-2f4435abac6mr86690019a91.7.1735885998777; Thu, 02 Jan 2025 22:33:18 -0800 (PST) Received: from yclu-ubuntu.. (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2f2ee26d89asm29427805a91.46.2025.01.02.22.33.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jan 2025 22:33:18 -0800 (PST) From: Joey Lu To: andrew+netdev@lunn.ch, davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mcoquelin.stm32@gmail.com, richardcochran@gmail.com Cc: alexandre.torgue@foss.st.com, joabreu@synopsys.com, ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, peppe.cavallaro@st.com, linux-arm-kernel@lists.infradead.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, openbmc@lists.ozlabs.org, linux-stm32@st-md-mailman.stormreply.com, Joey Lu Subject: [PATCH net-next v6 3/3] net: stmmac: dwmac-nuvoton: Add dwmac glue for Nuvoton MA35 family Date: Fri, 3 Jan 2025 14:32:41 +0800 Message-Id: <20250103063241.2306312-4-a0987203069@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250103063241.2306312-1-a0987203069@gmail.com> References: <20250103063241.2306312-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Patchwork-Delegate: kuba@kernel.org Add support for Gigabit Ethernet on Nuvoton MA35 series using dwmac driver. Signed-off-by: Joey Lu Reviewed-by: Andrew Lunn --- drivers/net/ethernet/stmicro/stmmac/Kconfig | 11 ++ drivers/net/ethernet/stmicro/stmmac/Makefile | 1 + .../ethernet/stmicro/stmmac/dwmac-nuvoton.c | 179 ++++++++++++++++++ 3 files changed, 191 insertions(+) create mode 100644 drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c diff --git a/drivers/net/ethernet/stmicro/stmmac/Kconfig b/drivers/net/ethernet/stmicro/stmmac/Kconfig index 6658536a4e17..c8cbc0ec1311 100644 --- a/drivers/net/ethernet/stmicro/stmmac/Kconfig +++ b/drivers/net/ethernet/stmicro/stmmac/Kconfig @@ -121,6 +121,17 @@ config DWMAC_MESON the stmmac device driver. This driver is used for Meson6, Meson8, Meson8b and GXBB SoCs. +config DWMAC_NUVOTON + tristate "Nuvoton MA35 dwmac support" + default ARCH_MA35 + depends on OF && (ARCH_MA35 || COMPILE_TEST) + select MFD_SYSCON + help + Support for Ethernet controller on Nuvoton MA35 series SoC. + + This selects the Nuvoton MA35 series SoC glue layer support + for the stmmac device driver. + config DWMAC_QCOM_ETHQOS tristate "Qualcomm ETHQOS support" default ARCH_QCOM diff --git a/drivers/net/ethernet/stmicro/stmmac/Makefile b/drivers/net/ethernet/stmicro/stmmac/Makefile index 2389fd261344..9812b824459f 100644 --- a/drivers/net/ethernet/stmicro/stmmac/Makefile +++ b/drivers/net/ethernet/stmicro/stmmac/Makefile @@ -19,6 +19,7 @@ obj-$(CONFIG_DWMAC_IPQ806X) += dwmac-ipq806x.o obj-$(CONFIG_DWMAC_LPC18XX) += dwmac-lpc18xx.o obj-$(CONFIG_DWMAC_MEDIATEK) += dwmac-mediatek.o obj-$(CONFIG_DWMAC_MESON) += dwmac-meson.o dwmac-meson8b.o +obj-$(CONFIG_DWMAC_NUVOTON) += dwmac-nuvoton.o obj-$(CONFIG_DWMAC_QCOM_ETHQOS) += dwmac-qcom-ethqos.o obj-$(CONFIG_DWMAC_ROCKCHIP) += dwmac-rk.o obj-$(CONFIG_DWMAC_RZN1) += dwmac-rzn1.o diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c new file mode 100644 index 000000000000..23fec10296e5 --- /dev/null +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c @@ -0,0 +1,179 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Nuvoton DWMAC specific glue layer + * + * Copyright (C) 2024 Nuvoton Technology Corp. + * + * Author: Joey Lu + */ + +#include +#include +#include +#include +#include +#include + +#include "stmmac.h" +#include "stmmac_platform.h" + +#define NVT_REG_SYS_GMAC0MISCR 0x108 +#define NVT_REG_SYS_GMAC1MISCR 0x10C + +#define NVT_MISCR_RMII BIT(0) + +/* 2000ps is mapped to 0x0 ~ 0xF */ +#define NVT_PATH_DELAY_DEC 134 +#define NVT_TX_DELAY_MASK GENMASK(19, 16) +#define NVT_RX_DELAY_MASK GENMASK(23, 20) + +struct nvt_priv_data { + struct platform_device *pdev; + struct regmap *regmap; +}; + +static struct nvt_priv_data * +nvt_gmac_setup(struct platform_device *pdev, struct plat_stmmacenet_data *plat) +{ + struct device *dev = &pdev->dev; + struct nvt_priv_data *bsp_priv; + phy_interface_t phy_mode; + u32 tx_delay, rx_delay; + u32 macid, arg, reg; + + bsp_priv = devm_kzalloc(dev, sizeof(*bsp_priv), GFP_KERNEL); + if (!bsp_priv) + return ERR_PTR(-ENOMEM); + + bsp_priv->regmap = + syscon_regmap_lookup_by_phandle_args(dev->of_node, "nuvoton,sys", 1, &macid); + if (IS_ERR(bsp_priv->regmap)) { + dev_err_probe(dev, PTR_ERR(bsp_priv->regmap), "Failed to get sys register\n"); + return ERR_PTR(-ENODEV); + } + if (macid > 1) { + dev_err_probe(dev, -EINVAL, "Invalid sys arguments\n"); + return ERR_PTR(-EINVAL); + } + + if (of_property_read_u32(dev->of_node, "tx-internal-delay-ps", &arg)) { + tx_delay = 0; + } else { + if (arg <= 2000) { + tx_delay = (arg == 2000) ? 0xF : (arg / NVT_PATH_DELAY_DEC); + dev_dbg(dev, "Set Tx path delay to 0x%x\n", tx_delay); + } else { + dev_err(dev, "Invalid Tx path delay argument.\n"); + return ERR_PTR(-EINVAL); + } + } + if (of_property_read_u32(dev->of_node, "rx-internal-delay-ps", &arg)) { + rx_delay = 0; + } else { + if (arg <= 2000) { + rx_delay = (arg == 2000) ? 0xF : (arg / NVT_PATH_DELAY_DEC); + dev_dbg(dev, "Set Rx path delay to 0x%x\n", rx_delay); + } else { + dev_err(dev, "Invalid Rx path delay argument.\n"); + return ERR_PTR(-EINVAL); + } + } + + regmap_read(bsp_priv->regmap, + macid == 0 ? NVT_REG_SYS_GMAC0MISCR : NVT_REG_SYS_GMAC1MISCR, ®); + reg &= ~(NVT_TX_DELAY_MASK | NVT_RX_DELAY_MASK); + + if (of_get_phy_mode(pdev->dev.of_node, &phy_mode)) { + dev_err(dev, "missing phy mode property\n"); + return ERR_PTR(-EINVAL); + } + + switch (phy_mode) { + case PHY_INTERFACE_MODE_RGMII: + case PHY_INTERFACE_MODE_RGMII_ID: + case PHY_INTERFACE_MODE_RGMII_RXID: + case PHY_INTERFACE_MODE_RGMII_TXID: + reg &= ~NVT_MISCR_RMII; + break; + case PHY_INTERFACE_MODE_RMII: + reg |= NVT_MISCR_RMII; + break; + default: + dev_err(dev, "Unsupported phy-mode (%d)\n", phy_mode); + return ERR_PTR(-EINVAL); + } + + if (!(reg & NVT_MISCR_RMII)) { + reg |= FIELD_PREP(NVT_TX_DELAY_MASK, tx_delay); + reg |= FIELD_PREP(NVT_RX_DELAY_MASK, rx_delay); + } + + regmap_write(bsp_priv->regmap, + macid == 0 ? NVT_REG_SYS_GMAC0MISCR : NVT_REG_SYS_GMAC1MISCR, reg); + + bsp_priv->pdev = pdev; + + return bsp_priv; +} + +static int nvt_gmac_probe(struct platform_device *pdev) +{ + struct plat_stmmacenet_data *plat_dat; + struct stmmac_resources stmmac_res; + struct nvt_priv_data *priv_data; + int ret; + + ret = stmmac_get_platform_resources(pdev, &stmmac_res); + if (ret) + return ret; + + plat_dat = devm_stmmac_probe_config_dt(pdev, stmmac_res.mac); + if (IS_ERR(plat_dat)) + return PTR_ERR(plat_dat); + + /* Nuvoton DWMAC configs */ + plat_dat->has_gmac = 1; + plat_dat->tx_fifo_size = 2048; + plat_dat->rx_fifo_size = 4096; + plat_dat->multicast_filter_bins = 0; + plat_dat->unicast_filter_entries = 8; + plat_dat->flags &= ~STMMAC_FLAG_USE_PHY_WOL; + + priv_data = nvt_gmac_setup(pdev, plat_dat); + if (IS_ERR(priv_data)) + return PTR_ERR(priv_data); + + ret = stmmac_dvr_probe(&pdev->dev, plat_dat, &stmmac_res); + if (ret) + return ret; + + /* The PMT flag is determined by the RWK property. + * However, our hardware is configured to support only MGK. + * This is an override on PMT to enable WoL capability. + */ + plat_dat->pmt = 1; + device_set_wakeup_capable(&pdev->dev, 1); + + return 0; +} + +static const struct of_device_id nvt_dwmac_match[] = { + { .compatible = "nuvoton,ma35d1-dwmac"}, + { } +}; +MODULE_DEVICE_TABLE(of, nvt_dwmac_match); + +static struct platform_driver nvt_dwmac_driver = { + .probe = nvt_gmac_probe, + .remove = stmmac_pltfr_remove, + .driver = { + .name = "nuvoton-dwmac", + .pm = &stmmac_pltfr_pm_ops, + .of_match_table = nvt_dwmac_match, + }, +}; +module_platform_driver(nvt_dwmac_driver); + +MODULE_AUTHOR("Joey Lu "); +MODULE_DESCRIPTION("Nuvoton DWMAC specific glue layer"); +MODULE_LICENSE("GPL v2");