From patchwork Thu Feb 13 18:22:02 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973894 Received: from mail-ed1-f47.google.com (mail-ed1-f47.google.com [209.85.208.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79961242929 for ; Thu, 13 Feb 2025 18:22:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470941; cv=none; b=NJUHJ7kRdqj7/ddpMUMag+kaLpjX3Tp61zY5mgyfMfWRJS+FJZA1f3mBAE5OG+WDnK3Gu+UppPxOUbNzntJo6hqSJuWfyGaam1zeOKByLzoN2ieXlNuYZt503uHVC5/LXO8XDU8FaGWyFp8/Rq7ka0VhACz/xDp//PHnXmBZsB8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470941; c=relaxed/simple; bh=YhkGAMpsSHXdE/w7wyxbwW6jgsDVkD0UEpcFGSSFgNE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Xc3XPNYQXLWslNzHONx8DlZuy4kDoLeg2FEe1OUPAkxBW6ioN/MPre8S2u0tNcJVOs1RJm2XwDi4N/evpcR6rpzQOYz5Lo5LdrU16/FPxcA79SVYWUofIhJT88H3vwh/z0McRKcuYYj5mY9HMcnB0bZ0GAA+wrq6ZyCEOHrQ69Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AB8vtqSE; arc=none smtp.client-ip=209.85.208.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AB8vtqSE" Received: by mail-ed1-f47.google.com with SMTP id 4fb4d7f45d1cf-5de47cf9329so1920250a12.3 for ; Thu, 13 Feb 2025 10:22:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470937; x=1740075737; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=emtVrE88a/udeqXCOA0jPNP7Xe99uTxpCHXfK09rSEM=; b=AB8vtqSEdma0eaz6HY13u4m0rzP76/A22XNU+BnJnT+fgO7Shd5TeYErbMkrqB2J2n PwbMzvqNa+Sti4L3uYlCZ5gjbId0V2fTw+mzSInVY5Rq5eh3O9YuaUc2ly8XQEjeHHqc uYacO77Q5Yf6eZw4ktrO9E/JF0iEsXDh4sfTu9E6F/0GQBsBmm8jwmaJrox/FSP/oIsp 8BxbJEN9VCuNg5Z7Zijf80m6p4c7SRAjvaH+7abkp5mi7ziyZc4RBVOGGWUGgZX2nUmO tJJ6J9uG4mihKZPq4//2wr/zoFaCZnj1/EkafYSPDYUoZZcLoyCgMvW1V1Rmz/7lY+rH 8rzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470937; x=1740075737; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=emtVrE88a/udeqXCOA0jPNP7Xe99uTxpCHXfK09rSEM=; b=df93AocQvyI9sxAsJTJ83HLZct+AZFLoCbEusMjKOyLCNf7PwxpNSsdWmoTFVwF6pk 0OLjfw+9SSJT2i/2y+v1DdnpN8bYU+sMPLw30fuBCWPxSmNPs0ttmYvG1EXfZBJeFSG5 wkYYFfKrqwN4QvrQ3pp93FOKxBjJZl4WU+y2k+6Mx1fslRByBYBz/7KWulG1ujfdw4zk ouvGSc9AqcnMZ9UCF5JSgDB+ARpeb5k62CI7XeeBvjh5PngHzLRo1PAbW5F+Yc/ofInA wxldxfdUORYaVH7/7WPEks91qt23Xsb3uH703MrSfoMc1iD0cDbR8PB7IQ2BwsCbpmUb UNbg== X-Gm-Message-State: AOJu0YyU3PBEbadcSBfXcnaEG/KSyvly0vwdQTOOYtO03yqmRjVyILgk 8R3TIjoXzEHZu+57zO0FHjkES50JYG+Ns2Bk/giJJeBlIJ2MjJbmNLMgNqMA X-Gm-Gg: ASbGncsWyMX6N/Mvcu2u4J/KRC6NXZ71lswmW4C+7OgCMv52YkzRrOXZeUGzPfwXDgf i1zZSUdeJ8do0TY8e4A7SLui8wcZyUkWG7SESIA+sEaEiAHxkIrXlaJlFpZR29UheAe7ujf8/Uz PlDUdR1GqBGgJlXK6e/Xiipg99hfC3GflBUYzKJXJBQUXDa6VhSyvWg36ZBlAVcYLe22crgzSF2 r6etJMXEQfkLLdUZfCl06pU4521F7PpeA4jcZeC9/FtDuIV0yMLIM5O/Idd4c2ecYYkW/72sA7b Kk1TRc3aWwEURFwyv0BPrNggqcm0 X-Google-Smtp-Source: AGHT+IG5RBWUZNQpGErMop2HaEXH5zVDaO2+2/91CwJE9eOU2mEMg0/GLHSCEF9Km/RY9nu3uTdvwg== X-Received: by 2002:a05:6402:50cc:b0:5dc:7464:2228 with SMTP id 4fb4d7f45d1cf-5deb086a58bmr7194616a12.2.1739470936292; Thu, 13 Feb 2025 10:22:16 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:15 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jisheng Zhang , Chao Wei Subject: [PATCH v4 1/7] riscv: dts: sophgo: cv18xx: Move RiscV-specific part into SoCs' .dtsi files Date: Thu, 13 Feb 2025 19:22:02 +0100 Message-ID: <20250213182210.2098718-2-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Make the peripheral device tree re-usable on ARM64 platform by moving CPU core and interrupt controllers' parts into new cv18xx-cpu.dtsi and cv18xx-intc.dtsi. Add SOC_PERIPHERAL_IRQ() macro which explicitly maps peripheral nubering into "plic" interrupt-controller numbering. Signed-off-by: Alexander Sverdlin --- Changelog: v4: - cleanups dropped - cv18xx-cpu-intc.dtsi instead of cv18xx-cpu.dtsi+cv18xx-intc.dtsi v3: - &cpus node has been moved into cv18xx-cpu.dtsi, &plic and &clint nodes were moved into cv18xx-intc.dtsi to reduce code duplication; v2: - instead of carving out peripherals' part, carve out ARCH-specifics (CPU core, interrupt controllers) and spread them among 3 SoC .dtsi files which included cv18xx.dtsi; - define a label for the "soc" node and use it in the newly introduced DTs; arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 5 + arch/riscv/boot/dts/sophgo/cv1812h.dtsi | 5 + arch/riscv/boot/dts/sophgo/cv181x.dtsi | 2 +- .../boot/dts/sophgo/cv18xx-cpu-intc.dtsi | 54 +++++++++++ arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 91 +++++-------------- arch/riscv/boot/dts/sophgo/sg2002.dtsi | 5 + 6 files changed, 93 insertions(+), 69 deletions(-) create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi index aa1f5df100f0..e5494f0f1f45 100644 --- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi @@ -3,8 +3,11 @@ * Copyright (C) 2023 Jisheng Zhang */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include "cv18xx.dtsi" +#include "cv18xx-cpu-intc.dtsi" / { compatible = "sophgo,cv1800b"; @@ -15,6 +18,8 @@ memory@80000000 { }; soc { + dma-noncoherent; + pinctrl: pinctrl@3001000 { compatible = "sophgo,cv1800b-pinctrl"; reg = <0x03001000 0x1000>, diff --git a/arch/riscv/boot/dts/sophgo/cv1812h.dtsi b/arch/riscv/boot/dts/sophgo/cv1812h.dtsi index 8a1b95c5116b..96e1a2f14d3e 100644 --- a/arch/riscv/boot/dts/sophgo/cv1812h.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1812h.dtsi @@ -3,9 +3,12 @@ * Copyright (C) 2023 Inochi Amaoto */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include #include "cv18xx.dtsi" +#include "cv18xx-cpu-intc.dtsi" #include "cv181x.dtsi" / { @@ -17,6 +20,8 @@ memory@80000000 { }; soc { + dma-noncoherent; + pinctrl: pinctrl@3001000 { compatible = "sophgo,cv1812h-pinctrl"; reg = <0x03001000 0x1000>, diff --git a/arch/riscv/boot/dts/sophgo/cv181x.dtsi b/arch/riscv/boot/dts/sophgo/cv181x.dtsi index 5fd14dd1b14f..bbdb30653e9a 100644 --- a/arch/riscv/boot/dts/sophgo/cv181x.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv181x.dtsi @@ -11,7 +11,7 @@ soc { emmc: mmc@4300000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4300000 0x1000>; - interrupts = <34 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_EMMC>, <&clk CLK_EMMC>; clock-names = "core", "bus"; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi new file mode 100644 index 000000000000..5e5d163e79d4 --- /dev/null +++ b/arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2023 Jisheng Zhang + * Copyright (C) 2023 Inochi Amaoto + */ + +/ { + cpus: cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = <25000000>; + + cpu0: cpu@0 { + compatible = "thead,c906", "riscv"; + device_type = "cpu"; + reg = <0>; + d-cache-block-size = <64>; + d-cache-sets = <512>; + d-cache-size = <65536>; + i-cache-block-size = <64>; + i-cache-sets = <128>; + i-cache-size = <32768>; + mmu-type = "riscv,sv39"; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", + "zifencei", "zihpm"; + + cpu0_intc: interrupt-controller { + compatible = "riscv,cpu-intc"; + interrupt-controller; + #interrupt-cells = <1>; + }; + }; + }; +}; + +&soc { + interrupt-parent = <&plic>; + + plic: interrupt-controller@70000000 { + reg = <0x70000000 0x4000000>; + interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>; + interrupt-controller; + #address-cells = <0>; + #interrupt-cells = <2>; + riscv,ndev = <101>; + }; + + clint: timer@74000000 { + reg = <0x74000000 0x10000>; + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; + }; +}; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi index c18822ec849f..62c1464a0490 100644 --- a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi @@ -12,47 +12,16 @@ / { #address-cells = <1>; #size-cells = <1>; - cpus: cpus { - #address-cells = <1>; - #size-cells = <0>; - timebase-frequency = <25000000>; - - cpu0: cpu@0 { - compatible = "thead,c906", "riscv"; - device_type = "cpu"; - reg = <0>; - d-cache-block-size = <64>; - d-cache-sets = <512>; - d-cache-size = <65536>; - i-cache-block-size = <64>; - i-cache-sets = <128>; - i-cache-size = <32768>; - mmu-type = "riscv,sv39"; - riscv,isa = "rv64imafdc"; - riscv,isa-base = "rv64i"; - riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", - "zifencei", "zihpm"; - - cpu0_intc: interrupt-controller { - compatible = "riscv,cpu-intc"; - interrupt-controller; - #interrupt-cells = <1>; - }; - }; - }; - osc: oscillator { compatible = "fixed-clock"; clock-output-names = "osc_25m"; #clock-cells = <0>; }; - soc { + soc: soc { compatible = "simple-bus"; - interrupt-parent = <&plic>; #address-cells = <1>; #size-cells = <1>; - dma-noncoherent; ranges; clk: clock-controller@3002000 { @@ -75,7 +44,7 @@ porta: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <60 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -93,7 +62,7 @@ portb: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <61 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -111,7 +80,7 @@ portc: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <62 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -129,7 +98,7 @@ portd: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <63 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -137,7 +106,7 @@ saradc: adc@30f0000 { compatible = "sophgo,cv1800b-saradc"; reg = <0x030f0000 0x1000>; clocks = <&clk CLK_SARADC>; - interrupts = <100 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -162,7 +131,7 @@ i2c0: i2c@4000000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C0>; clock-names = "ref", "pclk"; - interrupts = <49 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -173,7 +142,7 @@ i2c1: i2c@4010000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C1>; clock-names = "ref", "pclk"; - interrupts = <50 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -184,7 +153,7 @@ i2c2: i2c@4020000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C2>; clock-names = "ref", "pclk"; - interrupts = <51 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -195,7 +164,7 @@ i2c3: i2c@4030000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C3>; clock-names = "ref", "pclk"; - interrupts = <52 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -206,14 +175,14 @@ i2c4: i2c@4040000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C4>; clock-names = "ref", "pclk"; - interrupts = <53 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; uart0: serial@4140000 { compatible = "snps,dw-apb-uart"; reg = <0x04140000 0x100>; - interrupts = <44 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART0>, <&clk CLK_APB_UART0>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -224,7 +193,7 @@ uart0: serial@4140000 { uart1: serial@4150000 { compatible = "snps,dw-apb-uart"; reg = <0x04150000 0x100>; - interrupts = <45 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART1>, <&clk CLK_APB_UART1>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -235,7 +204,7 @@ uart1: serial@4150000 { uart2: serial@4160000 { compatible = "snps,dw-apb-uart"; reg = <0x04160000 0x100>; - interrupts = <46 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART2>, <&clk CLK_APB_UART2>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -246,7 +215,7 @@ uart2: serial@4160000 { uart3: serial@4170000 { compatible = "snps,dw-apb-uart"; reg = <0x04170000 0x100>; - interrupts = <47 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART3>, <&clk CLK_APB_UART3>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -261,7 +230,7 @@ spi0: spi@4180000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI0>; clock-names = "ssi_clk", "pclk"; - interrupts = <54 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -272,7 +241,7 @@ spi1: spi@4190000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI1>; clock-names = "ssi_clk", "pclk"; - interrupts = <55 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -283,7 +252,7 @@ spi2: spi@41a0000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI2>; clock-names = "ssi_clk", "pclk"; - interrupts = <56 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -294,14 +263,14 @@ spi3: spi@41b0000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI3>; clock-names = "ssi_clk", "pclk"; - interrupts = <57 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; uart4: serial@41c0000 { compatible = "snps,dw-apb-uart"; reg = <0x041c0000 0x100>; - interrupts = <48 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART4>, <&clk CLK_APB_UART4>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -312,7 +281,7 @@ uart4: serial@41c0000 { sdhci0: mmc@4310000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4310000 0x1000>; - interrupts = <36 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_SD0>, <&clk CLK_SD0>; clock-names = "core", "bus"; @@ -322,7 +291,7 @@ sdhci0: mmc@4310000 { sdhci1: mmc@4320000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4320000 0x1000>; - interrupts = <38 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_SD1>, <&clk CLK_SD1>; clock-names = "core", "bus"; @@ -332,7 +301,7 @@ sdhci1: mmc@4320000 { dmac: dma-controller@4330000 { compatible = "snps,axi-dma-1.01a"; reg = <0x04330000 0x1000>; - interrupts = <29 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_SDMA_AXI>, <&clk CLK_SDMA_AXI>; clock-names = "core-clk", "cfgr-clk"; #dma-cells = <1>; @@ -344,19 +313,5 @@ dmac: dma-controller@4330000 { snps,data-width = <4>; status = "disabled"; }; - - plic: interrupt-controller@70000000 { - reg = <0x70000000 0x4000000>; - interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>; - interrupt-controller; - #address-cells = <0>; - #interrupt-cells = <2>; - riscv,ndev = <101>; - }; - - clint: timer@74000000 { - reg = <0x74000000 0x10000>; - interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; - }; }; }; diff --git a/arch/riscv/boot/dts/sophgo/sg2002.dtsi b/arch/riscv/boot/dts/sophgo/sg2002.dtsi index 7f79de33163c..a0cb8080dfa5 100644 --- a/arch/riscv/boot/dts/sophgo/sg2002.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2002.dtsi @@ -3,9 +3,12 @@ * Copyright (C) 2024 Thomas Bonnefille */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include #include "cv18xx.dtsi" +#include "cv18xx-cpu-intc.dtsi" #include "cv181x.dtsi" / { @@ -17,6 +20,8 @@ memory@80000000 { }; soc { + dma-noncoherent; + pinctrl: pinctrl@3001000 { compatible = "sophgo,sg2002-pinctrl"; reg = <0x03001000 0x1000>, From patchwork Thu Feb 13 18:22:03 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973893 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA29B24500D for ; Thu, 13 Feb 2025 18:22:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470940; cv=none; b=jnXVvILT55InuC0wjHDrmk1SfEVtr3nXNyryte6NJ9XUFYRd7Fg3Jz3ZTKJ6+W2itwhhe6f8/0PFszlYa3IMLiFSWmAGyhxFFNgY0n8vFuN6JmgrQ5D/82e9Tnqbm8WBk5WzgUD7RspjNLoGh+modwgXXwx9a0NEYXlUQ+hLWXM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470940; c=relaxed/simple; bh=gJc7Eh64m1cr93UEKrUYMK8tISR4Tg83dlJHpzbCplI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eDpYrK0HpK48iyO50ripFcwTunpNA2bihrLji//q6Gd8wVWoy6GL8fwlVyP5BIR6YFZUk2G8hdkbmjSCN0fSqgn1407zIZW/V4V6rKYo18w4Ds8HKkFKU68bCmOk54RVhfJqvC9Hx9UdGnkR2bqNUDEWdr4UV9aEkpzRj+UQ0V8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XU07WWnW; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XU07WWnW" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-5de4c7720bcso1749062a12.0 for ; Thu, 13 Feb 2025 10:22:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470937; x=1740075737; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KrgHxkjNu9X/Q1hrHUQlLJCmY0Xg+cCRCTLN/OZ/kLg=; b=XU07WWnWqM7waueT+hb8q2Sp1NOk9xpQslsfUx2dTFbUvGKlZLVPwjUbqEmWpVBZhZ vJwReg3bqjOiOlcN3IfqY1hq6sEhxv3771RzvW+d+RcheT77xHujI0vd4bzrYpKVAC1y q4dTFLnRKX9o5KazlntfbXsHlH1qzQ6iEGDADbzildHx9ZTeSPL9mul4Mbb9qvfBqq+Z T2bQ1cAfYzmObel6PvofMQ94zCIPaRyCguFRP1wPNefJqlb4S2hlplMVu2TMV94/U3jB zFGX23lBA2TmkOby/MFcPPYJkvOUC8Gv/9i7gnzLZzeOxPg5go0efRw8S6vMiYzoalPz KH9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470937; x=1740075737; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=KrgHxkjNu9X/Q1hrHUQlLJCmY0Xg+cCRCTLN/OZ/kLg=; b=IlxV3kHXIwTNwGfFdxgDiHxOF0R/uw20NcYiGudnTzQrqIOFh5MtihrpsZqDr916QE lxPFdBJ3/18JYrHSyIqqt4eBMMXUjv6CBWQrpKlzCtnqIlWIe/iDY8nM95utpCTXFg1j 9oKSY83AwzbFZYjxZhq25bRWnmUX6xBV5tsrQTQaJpfGlWevfGWj92Tee0gCjoqLGaSw J+nraUC7Ql55mOBIFvNM5KxVJbxXL7DQQl57NziMDJYxNcNEg6tjqXr8hJKPar8OSkh0 85JJA0B+8av0yJrYflg0eZGYzNfHvdOi40eCkku+IV3lh52cE3rcjzNB7nM6u2VnvvN7 SisA== X-Gm-Message-State: AOJu0Yx910NIO5t7SbdL/KkDv/pbmEzKRmZvYPL2axETULFiXSGq0Jis zfxAurmqeqDTVRr4n4gAg6UFAnEqoZB0PG/q2pJrjjUY4Al8eKYj6Xa+VKnz X-Gm-Gg: ASbGncus/mV302g9g75Zm3i0Ol4gtTgob0x7PDlodn3bX3ilF1928thsqZ9ipuQfO7g 1Kl7MPwNSQEezc67T5eGMTcS05zN2qWO8RSVglVQuGawJWJBK3PxibV6d4Dj548f6WLQwSN5fO3 AFXYRM5M+LGapEVuNAkFy6zCyIr317xURNoyOl79fZQRCe/bhpvrZO1F5j3EIZZejTg1nZcoR1i ClLZjSUcfiMyDRQTu4V9xO5mXQOjtWVXxWGv7R2eV2eUv5ZfGICvB60BzXWLhF1+VvvLlEnRlxU uR49INaq0jUyrJ3gDtZNZUS7Bc0A X-Google-Smtp-Source: AGHT+IH/Yi/EFpYPwVBoMo0zkp4iN2ezmFezqDq4NFl+9G7EivdIfhPrP4/hFUgDkeiAuMIpUimZSw== X-Received: by 2002:a05:6402:358c:b0:5db:f5bc:f696 with SMTP id 4fb4d7f45d1cf-5deadd751bdmr7502320a12.5.1739470937100; Thu, 13 Feb 2025 10:22:17 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:16 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-pm@vger.kernel.org, linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Sebastian Reichel , Arnd Bergmann , Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Conor Dooley Subject: [PATCH v4 2/7] dt-bindings: soc: sophgo: Move SoCs/boards from riscv into soc, add SG2000 Date: Thu, 13 Feb 2025 19:22:03 +0100 Message-ID: <20250213182210.2098718-3-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Move sophgo.yaml from riscv into soc/sophgo so that it can be shared for all SoCs containing ARM cores as well. This already applies to SG2002. Add SG2000 SoC, Milk-V Duo Module 01 and Milk-V Module 01 EVB. Reviewed-by: Chen Wang Acked-by: Conor Dooley Signed-off-by: Alexander Sverdlin --- Changelog: v4: v3: v2: - patch introduced .../devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) rename Documentation/devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml (80%) diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml similarity index 80% rename from Documentation/devicetree/bindings/riscv/sophgo.yaml rename to Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml index a14cb10ff3f0..5d73d0ccc547 100644 --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml +++ b/Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml @@ -1,7 +1,7 @@ # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- -$id: http://devicetree.org/schemas/riscv/sophgo.yaml# +$id: http://devicetree.org/schemas/soc/sophgo/sophgo.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Sophgo SoC-based boards @@ -26,6 +26,11 @@ properties: - enum: - sophgo,huashan-pi - const: sophgo,cv1812h + - items: + - enum: + - milkv,duo-module-01-evb + - const: milkv,duo-module-01 + - const: sophgo,sg2000 - items: - enum: - sipeed,licheerv-nano-b From patchwork Thu Feb 13 18:22:04 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973895 Received: from mail-ed1-f45.google.com (mail-ed1-f45.google.com [209.85.208.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2701F245022 for ; Thu, 13 Feb 2025 18:22:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470942; cv=none; b=j6ACCC5kx4L4/DymY9kX/5pa/uDN7ACMWu4bjnVmfSUjhNU9Z6tF32XKyAUwfJ1dt2HQ31EwuaxYUY4JS58ZzMaoHos+bNP68IdueU0Zr5M7rtwPZKTApyvYLzF3knpISqO5eXuEeN7S1lP4um6KkJNv9G2LKenp18pOzITeWQE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470942; c=relaxed/simple; bh=ZbogGnUyLo0ojfyQJ8VfJpq6IKIV960LhBdBwM98lOo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Sm6H2mZAk4ClO1l/j8rzojsChJJqNkc+wzds7jz85iyeShGlF+KTZ48mWHq0+9DlTNLRfqymxWoKRC+71RRqn5+DNT9LnVNObQE9t0+/LOa1+9pguRzfuZ8nWfIcAHEhw7yOIF7dArmPJzRBIwifpzX1Ubf9wn5YucpShgALd2s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dqCBajV+; arc=none smtp.client-ip=209.85.208.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dqCBajV+" Received: by mail-ed1-f45.google.com with SMTP id 4fb4d7f45d1cf-5dccaaca646so2201559a12.0 for ; Thu, 13 Feb 2025 10:22:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470938; x=1740075738; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rniZbZT42cTz1JQWgzCA6pN/tKGxiseo1y9AAMtwRAw=; b=dqCBajV+aIysjOgWUJJXjNyr8R9Mym9HrJL5/kMn/jT5AHrtxP3CAaBR55dbzsL+3f e6+VZtJ0JKrsEBN5yvr1J8GNxQdJ5fnynJRh5LyLeaIF4Uo+7x4OLTYuOjSMT83qjcM/ ccdAFSFDOQObhTj49etRgaW/qpJ614awsgoo90GnppRsTvT+dBCCcDS4qHKuvQmJG13+ fRqtAR5Iux6ZWP74E4GXgrh1YUmn3VHBwd+XIL1iS6ximJhEtjFoTfCyENZlZ3l5858c y+xrWufHDFpdfliv+3qEjJZYaLcgSdM86ii5xKDs07iCN8+cCdECX8lhkRzXTRT2KhP+ dBKQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470938; x=1740075738; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rniZbZT42cTz1JQWgzCA6pN/tKGxiseo1y9AAMtwRAw=; b=GBEgSMA4T59rVIfrZ2+ciN1hWKuRewnc24G0l0TVOqT99NhD1cyp0JPB1RLO6HPQ9k kQOzFtA0Yyo3bdhX8WTFbUa7Ul9PT8iVeWpTDsNsGiP63jVTY/7+KR8Knmnbe0HPVNqo PIsIY0pe37VankYo5gdKyUUp3dKaWmmqbloRn7XOPjceyGhrsDBuTQA0fIwsO3wlwKIj Be4K8ICfbO4bnpHJNByHqOne79TGaOokFBmptDHWeKr0snRjQHAmyGxBUUXyDVKfKhkD oTCMKpDF/1bkJSEEYGUVxi9gztSG0Oht046E+JPm/836MPTF4UqX8HnAA3JyVpPTmUUn 6eIw== X-Gm-Message-State: AOJu0Yx5Q/uhUN2e+J0Hxd3YI/j3QHcXGfaEglblu7VPVZpXwoFmb23h 9UpiWj9tGAfRT2o3eXYyRShggtGppGpGtEIsF2vROxBSBHbqD6RqqzHzpS/Z X-Gm-Gg: ASbGnctfCEX1BEa9odV3dnbSi7gy/DMz34LpgJvlfUGH4iodt6tQdppq5rQ71N9iMcC DiIFOf7aQs/1YzWhnXRrS4nJj9m836JY0nXeJqgU/n7u485P6GxSfxNiu2OVGy63U3YhBzfnReV IrT9K0ZiBwFlyY17uvA4Z7ykgkr52KGFyYfFGFSTaBNRvOlZoH3jJy1YxAwshPooTkF3susLZd2 8XQsW7zbQbXFLliH55UOyokaXxvR/GtPpzPqdsPk+bMOMGOcU/RrndzOyGqzcmlcCEv3941qe7k WVIhd6s5Jmq15f3QfzsY0AbT6kLb X-Google-Smtp-Source: AGHT+IG14L6TdSqETaLgX75QTQs9yCsm1539oykljYLZ36UNUJDCWIIy/ccFKlFu4aXniv6qdFMP7A== X-Received: by 2002:a05:6402:1f13:b0:5dc:db58:a1c6 with SMTP id 4fb4d7f45d1cf-5decba3555dmr3843296a12.1.1739470938037; Thu, 13 Feb 2025 10:22:18 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:17 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v4 3/7] arm64: dts: sophgo: Add initial SG2000 SoC device tree Date: Thu, 13 Feb 2025 19:22:04 +0100 Message-ID: <20250213182210.2098718-4-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add initial device tree for the SG2000 SoC by SOPHGO (from ARM64 PoV). Signed-off-by: Alexander Sverdlin --- Changelog: v4: v3: v2: - relocated "memory" node according to DT coding style; - moved GIC node into "soc"; - referring "soc" by label; arch/arm64/boot/dts/sophgo/sg2000.dtsi | 75 ++++++++++++++++++++++++++ 1 file changed, 75 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000.dtsi b/arch/arm64/boot/dts/sophgo/sg2000.dtsi new file mode 100644 index 000000000000..98c8d300347c --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000.dtsi @@ -0,0 +1,75 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#define SOC_PERIPHERAL_IRQ(nr) GIC_SPI (nr) + +#include +#include +#include + +/ { + compatible = "sophgo,sg2000"; + interrupt-parent = <&gic>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu@0 { + compatible = "arm,cortex-a53"; + device_type = "cpu"; + reg = <0>; + i-cache-size = <32768>; + d-cache-size = <32768>; + next-level-cache = <&l2>; + }; + + l2: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + cache-size = <0x20000>; + }; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x20000000>; /* 512MiB */ + }; + + pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + ; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + always-on; + clock-frequency = <25000000>; + }; +}; + +&soc { + gic: interrupt-controller@1f01000 { + compatible = "arm,cortex-a15-gic"; + interrupt-controller; + #interrupt-cells = <3>; + reg = <0x01f01000 0x1000>, + <0x01f02000 0x2000>; + }; + + pinctrl: pinctrl@3001000 { + compatible = "sophgo,sg2000-pinctrl"; + reg = <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names = "sys", "rtc"; + }; +}; + +&clk { + compatible = "sophgo,sg2000-clk"; +}; From patchwork Thu Feb 13 18:22:05 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973896 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3368245024 for ; Thu, 13 Feb 2025 18:22:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470942; cv=none; b=rsRV/mz3tXoWui86kmakEfX9UVCSO/pp8la7O1EEBP+C2RNPDgVGb23v+OMFjizpTOHFiTIFgB81b+z2avkOAbvbIhAp9pQdy07hLUnYVSYyo7F29F/vsMPgsYjaegqygFWxwseBduhHL2B8AIcQtIDOs17wD8EeNq0OAYhMMb0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470942; c=relaxed/simple; bh=7I3ZjUyk2PozcGFzAyFdx01nt7YHiigZMQdN0OcdeJI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EPDXrUaCJOtWr9yMzeFYrvD7Bl0NLG8Tqhvr34OH5dGbhj6iiJc0xnsABgemAIz42Nny1YSJIr0+LEtaDWAoRwSXcHDzUCQTNU+eGX6/25ZIXAvsCk9NYMxO8bK2qpaZ77IHYpiXvymBuAgdMr74luqvz+UQ7sd5gGuTUfRtGY8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fo8JQLX7; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fo8JQLX7" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-5deb1b8e1bcso2251858a12.0 for ; Thu, 13 Feb 2025 10:22:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470939; x=1740075739; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rQIZ1/JS/EZe8uaQG5MXz9aibtSuptWifTs0OB1seYI=; b=fo8JQLX7JovADNTFUZe6SmowSLnReCjGPM58muSk4qL6ZmRSRTBaS9mX/Hg8XSUdav elikA+nhMflPeA8bJcrPQ+bpnIWvlAF5y0d8mZWwMCM4C+51kKuAJqc+tChARCmObDen 1r0Ht6lQF0o7NBiMIUePUV+KOsz1v6491tCDL2AHOUztDbZY7FnP1vIh2lIyHnxfCgr/ UpLHIB8Jj3ZeP7ARlyWqbMQ1tuOo3now7r5eW5a++xd/EDLY9X+jtM5NpUMoWfE42Did SZJnEY3FzSLnZ5s+tCpFvTxwsPl06DyNpefxhmoS6A/A7oq80hhh2zBVW3FR1TCYTrpO NTYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470939; x=1740075739; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rQIZ1/JS/EZe8uaQG5MXz9aibtSuptWifTs0OB1seYI=; b=KJ32j4xsaNUxfEQOOLfQ1qPx+xuXOAfT8OwmOUfnV00yufvGC8NIvzcINchiEXAqnH stzk0xlJ3LXJCDs/1jwF+2L2HUe9VPQ0Z95Sbc8QnBCmz8U+tImSiU3+bFivmvo4h6Bb BtOfBb+TIyl2cKoVYvrO+Ym95hehwLY/GDH6mOtj05bJMKzfaEoVDafUMdLxPAk7vSD5 Uw2t0l9e3BXjM5/AZhKzf+WGjFEuMrzMUVNEm2FXZPsVXKNJ1YQO3fqlUA5lHFSZAwpH nh6NIRCcT1izxILxOgzqKkvvbymbxjnyw52lf7AAXUAzI4BZOlSEX7qAnErtzfjy0v8Q 4kDg== X-Gm-Message-State: AOJu0YzZ9bGBJwPIxssbCUthix89l9xFfMJl1B3zHxRUA9VMQmTizGJS 42JZsvmt6Fs9cwcnxsU/oU9fMdwwonQlMBYivj5oPLKYKapqQAN1+I+tlHXi X-Gm-Gg: ASbGnctOOWfrwW7Zrvw+JZP+L6sxF30uM2I1DTpnA3YSBU5Kf0WlVC0ceQu2du0jfq5 //qb7A6oBG6VrX5cS5DEyWhvl8C6R/1AAMni+5lNmpbpk4eK0UActX8UHYW5u/xUeRl9p2ZeB0e anpReFFcVFi9bzNXxSWJBLLzZzkSLRwXuN8SJ3n7PEv51oFuWlvhcMifWhqaErPZUpqRe8619Cn I3LpOklNymNSNdMtfxuxVPRt9wlpp8OuWDcpZgdFDNKoDYVNy6YCkeamTg0bQ0H4sMxZ9Qy33G7 m8+L7xp566Ie2yO6a+LO27MaskNO X-Google-Smtp-Source: AGHT+IEK0PazKLsQo+heCo/hF/Iw69gOymEwNYP2zVHc0UNgs5uFW1IBvSpCogGh398D5LHBRlbScw== X-Received: by 2002:a05:6402:4581:b0:5dc:7425:ea9c with SMTP id 4fb4d7f45d1cf-5dec9fabe09mr3983155a12.26.1739470938795; Thu, 13 Feb 2025 10:22:18 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:18 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v4 4/7] arm64: dts: sophgo: Add Duo Module 01 Date: Thu, 13 Feb 2025 19:22:05 +0100 Message-ID: <20250213182210.2098718-5-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Duo Module 01 is a compact module with integrated SG2000, WI-FI6/BTDM5.4, and eMMC. Add only support for UART and SDHCI. Signed-off-by: Alexander Sverdlin --- Changelog: v4: v3: v2: - sorted all nodes according to DT coding style; - added "compatible" property; - renamed the new .dtsi not to use underscores; - added status = "okay" instead of deleting it; .../sophgo/sg2000-milkv-duo-module-01.dtsi | 85 +++++++++++++++++++ 1 file changed, 85 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi new file mode 100644 index 000000000000..bb52cdad990a --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi @@ -0,0 +1,85 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#include +#include "sg2000.dtsi" + +/ { + model = "Milk-V Duo Module 01"; + compatible = "milkv,duo-module-01", "sophgo,sg2000"; + + aliases { + serial0 = &uart0; + serial1 = &uart1; + serial2 = &uart2; + serial3 = &uart3; + serial4 = &uart4; + }; +}; + +&osc { + clock-frequency = <25000000>; +}; + +&pinctrl { + sdhci0_cfg: sdhci0-cfg { + sdhci0-cd-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + + sdhci0-clk-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <16100>; + power-source = <3300>; + }; + + sdhci0-cmd-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + + sdhci0-data-pins { + pinmux = , + , + , + ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + }; + + uart0_cfg: uart0-cfg { + uart0-pins { + pinmux = , + ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + }; +}; + +&emmc { + bus-width = <4>; + no-1-8-v; + cap-mmc-hw-reset; + no-sd; + no-sdio; + non-removable; + status = "okay"; +}; + +/* Wi-Fi */ +&sdhci1 { + bus-width = <4>; + cap-sdio-irq; + no-mmc; + no-sd; + non-removable; +}; From patchwork Thu Feb 13 18:22:06 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973897 Received: from mail-ed1-f46.google.com (mail-ed1-f46.google.com [209.85.208.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 72D6B24502A for ; Thu, 13 Feb 2025 18:22:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470943; cv=none; b=Luptp5wolZHPQhgE/Qh8SJjUPSEOb7jYVApIuYZ8JNjMb10E3OC20yDxiTNN/rigtiHLTr6srjlRpWiK0sA8AbvvN7xgLq4cC1F5xrL6YR6miIg/VyuNbv82kCW2IzNm8QcUgBTHhL+tZFNa2228P4D1B2PPfFQQ3MDP8xrI9p0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470943; c=relaxed/simple; bh=6X3OK3wPGUXeLIYb+T5aPxe5dcHUnny6vLjCVjPlNRE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=B5NuWW8fpjbagDbrXbUf4nINeOtwVyNuyaHOgwjPzvd9Dv43PLpfMcJier6u1ECRf9H7RHhytVNHqMaeg8BxAfii4vpk6EiUBVWWOAXUsZXrOergbLO5qwig54V8ihQn0aTLS+jap8ROIfE93ynIB6qnJdniSd1kGBzvDVpvxqs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RxOI64JN; arc=none smtp.client-ip=209.85.208.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RxOI64JN" Received: by mail-ed1-f46.google.com with SMTP id 4fb4d7f45d1cf-5de6c708315so1774183a12.0 for ; Thu, 13 Feb 2025 10:22:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470940; x=1740075740; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=F/kT84H5qLfmytF8BSF9mlL2QfF0LoMNAWpygrqKleE=; b=RxOI64JNftEREQKQoPXhNSfa3jfeLefo6s9elsH53z332VFLTysNOM3igvoARSeQtc 6J+3c2iefynL+flq1DwWhbYB1ny5CKIuxkqPPEfCytmVsuV1EgKe/jcCxMU65kzbLrux IzzY/KsHaLJo4MhA/b9BjQHokKIayUx1hPOpIh+oR2HCtINwwew2mJXNNdye2i9etcBI UGthlwSKsCD0YWezmrioLyn++BfYqADp+8nuqaUJ/YjLAqbX4jcpt1m7WUp9P12GM5XL FP60EtJ3WmQ0GgIBQv5ajUCX9SxTkKm6IlPYgjtSCiE1khfIZkpXhpsn6mvMuimis9jh Pd0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470940; x=1740075740; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=F/kT84H5qLfmytF8BSF9mlL2QfF0LoMNAWpygrqKleE=; b=ge4CRjHkZkhmPYTSfQCg4WVS+yyMmLdAlfCcgiR0HCgPJZdXExdF/x39WaBt4IoxEr atEK6nXAAnRqr7qcvPER46BQ8ZFKnYpqlvAtsqHJMeAH6Zz1exRKTf6/MuFnJXyVhkTg YxQipf0oRZ4n2Bnq3YDKseyatYpf0p0dhjgm1973XahlpoCvw9TaC94aKpCtKVQZ7wwv 5nKvCnT0GA2FtG/kuWzrfz5Z/DkeRpph0eM3FdSzOE58Qwa7XkP3HQ0KKHwgC5Hy8Y9X xGHGYLKc3wHFUdmzhfjCKUyBwg7yZlmORx+t3EcHQOesmEpAfqLWBYIIr60EgvQc3oDC JZ0A== X-Gm-Message-State: AOJu0Yyh79j4fCwmxivSnXF+TZirbYVVvL91zLF0jkq9wv4G9qzFGrpa gHppsHkkuOVMpYHevR+RoD3OyvsRo+mTv38k+UoppYAqMNxaXyUCWwGS4Y63 X-Gm-Gg: ASbGncsbcNB3BCxj4lVbgvk3WSKre+TmSzImdiG/Zkv6haRf/MsS63b+Dlf2/kJXPOM y+X1+PKFNFl7CuVZBZvVl9g488Qq9PVB/BwHh5fFxMguACx4OMkrrDe5iyrXooGNh+NEMfsRc0G kTss3fH0PmaaJwt4FlDogS1EnfXu2QNxJ+pr+Belc8Z/9yJa4vUFx4OeZ8WXEll9/Xyn7DXvUqk jYnIqi0UTeY7pCbGCtLN8UMEqydhDTyk4b5oaBqy9nuQfJRpkNMzF2MG+PdCAj4CI1i/NhVL4r/ xT80duYMgkw7ntUhHjleSxCfwpvK X-Google-Smtp-Source: AGHT+IGGrGvhErjvZtc60pickMx2DJtsHlYMmMxo5AoPGkhiDOh+yM3BqjtVUmG4xl6q+XzV1ek+KA== X-Received: by 2002:a05:6402:4316:b0:5cf:e9d6:cc8a with SMTP id 4fb4d7f45d1cf-5deade00a52mr7137331a12.20.1739470939543; Thu, 13 Feb 2025 10:22:19 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:19 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v4 5/7] arm64: dts: sophgo: Add Duo Module 01 Evaluation Board Date: Thu, 13 Feb 2025 19:22:06 +0100 Message-ID: <20250213182210.2098718-6-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Duo Module 01 Evaluation Board contains Sophgo Duo Module 01 SMD SoM, Ethernet+USB switch, microSD slot, etc... Add only support for UART0 (console) and microSD slot. Signed-off-by: Alexander Sverdlin --- Changelog: v4: v3: v2: - sorted all nodes according to DT coding style; - added "compatible" property; - renamed the new .dts not to use underscores; - added status = "okay" instead of deleting it; arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/sophgo/Makefile | 2 ++ .../sophgo/sg2000-milkv-duo-module-01-evb.dts | 31 +++++++++++++++++++ 3 files changed, 34 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/Makefile create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile index 79b73a21ddc2..3a32b157ac8c 100644 --- a/arch/arm64/boot/dts/Makefile +++ b/arch/arm64/boot/dts/Makefile @@ -28,6 +28,7 @@ subdir-y += realtek subdir-y += renesas subdir-y += rockchip subdir-y += socionext +subdir-y += sophgo subdir-y += sprd subdir-y += st subdir-y += synaptics diff --git a/arch/arm64/boot/dts/sophgo/Makefile b/arch/arm64/boot/dts/sophgo/Makefile new file mode 100644 index 000000000000..94f52cd7d994 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_SOPHGO) += sg2000-milkv-duo-module-01-evb.dtb diff --git a/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts new file mode 100644 index 000000000000..b1f8a5787861 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +/dts-v1/; + +#include "sg2000-milkv-duo-module-01.dtsi" + +/ { + model = "Milk-V Duo Module 01 Evaluation Board"; + compatible = "milkv,duo-module-01-evb", "milkv,duo-module-01", "sophgo,sg2000"; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&uart0 { + pinctrl-0 = <&uart0_cfg>; + pinctrl-names = "default"; + status = "okay"; +}; + +&sdhci0 { + bus-width = <4>; + no-1-8-v; + no-mmc; + no-sdio; + disable-wp; + pinctrl-0 = <&sdhci0_cfg>; + pinctrl-names = "default"; + status = "okay"; +}; From patchwork Thu Feb 13 18:22:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973899 Received: from mail-ed1-f53.google.com (mail-ed1-f53.google.com [209.85.208.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B9FC824502A for ; Thu, 13 Feb 2025 18:22:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470945; cv=none; b=sHOn5Db+E6vlT4tdSkrT4yqUI1fjEv1jEl2k4XiAGABUaHaqNR+FJLahmzcmSKhqXB0Bv6HWfO0f/6dNlZ2Y9oQiNjT+jfcqPGFYGwn6XF+aKfmPbTWiPC5XSNwFVRDeFeKL0tDdu0Pw+aT4jnx2JIuxlN4KTgFeSb2Hm8wTD8U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470945; c=relaxed/simple; bh=UH0q9p++CLmMChIJjpemogpfA1CkyG0O0/eA9dZL2as=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=gXh9IiIP++1QiIIOTSuBbuktEtYD7eFAEWWAGJff0vzwA4K4Es7SFHzNColnqIiD9Lg2YVmSjolV9t/cB4WfxiVAHZ0GHwbwvoJDm1BiLQXhOIUqiWkZxPmiR6FUhU4qLUObk2YQGACkdq5WUroMVTlEeHOiA7a7i8SIsY1JGRY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CUfH2x76; arc=none smtp.client-ip=209.85.208.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CUfH2x76" Received: by mail-ed1-f53.google.com with SMTP id 4fb4d7f45d1cf-5de6c708315so1774225a12.0 for ; Thu, 13 Feb 2025 10:22:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470942; x=1740075742; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FQItitSdgkiMJfSaAOy9tZBmfeo5kJAi4kSnHOl34Qg=; b=CUfH2x76ANgP8d+/rO0kCJfceGEoUj7GrMCasPUtdMiGQhhEwMK2MbO6GI9rUqNova ERJZi5UmdpEcFIrwzYWNSJiHbig0bKZE4LmWeInfsdKuPJll09fNRwCLVzO9DTcHWaKo ERiyhzcbl7Gkhu8sO+5alxcGSppxgB5fm+mEg/XQTVeYurP4vRrtDiw3HPGkLaH5/vv7 23WFBOcDNOnzDQMbP6pQt9wi8qftDwSED646YOdSkyYmAFgcEjDIbWuIAeBtBAneVhvY ZGkNzwaKSk1JtjjjRj/dUp/paHc/LJ02GNFJcZACSBAhhzj6kqq7hEFeBSRfXt9VSlOq FPMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470942; x=1740075742; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FQItitSdgkiMJfSaAOy9tZBmfeo5kJAi4kSnHOl34Qg=; b=r4Bblvo36Jfv2ei1pakUOnIPGTDBT76ZwW9LEw2AgYeg7l+TsM9pO0T3kuPck5PltI N2Q++HhYPu1ndB10eYQ16CCAh/nj5/4G8z6n58kuZayd8qu509aN5yrQ1sO2ow5H5UuV hHAOXO+2WUVFT0tboQHAt2VgDTHVar5YdwA8bfDsT6WtAkP1W/3kjNEGMUpPjB+84z6M Le7yWtV1MrVl7M+TQDn4nWNL3DstbDPuJ7UjCj/Bux22vn5D9Lmd6fFuIzjm6HI74PQ/ mJuRB1kJYGoNgGkVs7IHTxbbsyHb5A5Purx8YsMeOnJ/6DD7ceBXuaWSBMufMmzkEa5X MCnQ== X-Gm-Message-State: AOJu0YxTFiQgMc4h2ZXtRAOpfMohd4vCUZDHMwI6+A3AV40KX4DsVk+G 7RgPv8Te4+lUywTSFcK/9KI3EEaVvRGKfpVylIP1/NJguODPfSRhAVIiAgbm X-Gm-Gg: ASbGncu+scVwEFEkof3mRorJp6B9xExQquHEfyRx/kHUrN5h+QMn69FP/hcLgLucy1F OzMi8N4Td+W/iC2Rh49lpKHNTdW8cZ9T39tkqlZWG0RReVl8LoUgd4USYBmVngsinPRIyILK5Bn euOk4hvP/K0V9wEC3rQ1JO4y1BWLRA15y7tDct1EzUZLyigOxKy1MRdLz/LQ+XVEBbkm4jRvf3d rj9jMPOb9FjQWEawJkz9rhYlMFw0iWHw6PK548RR9YfWwLzJW5Q8djAvfT6oVrKv00LPE2Kzvr6 RvlPwtPHlif1odn7JEZpJpv5N2oR X-Google-Smtp-Source: AGHT+IEbd3n8MU55t3euCitcQQKFs6SunYb2MyFZGehEuglKNg6K9SJXp6KGY3aEsdTFbYirMQvuuA== X-Received: by 2002:a05:6402:5111:b0:5de:dc08:9cc5 with SMTP id 4fb4d7f45d1cf-5dedc08a138mr487236a12.7.1739470940344; Thu, 13 Feb 2025 10:22:20 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:20 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Arnd Bergmann , Catalin Marinas , Will Deacon , Lee Jones Subject: [PATCH v4 6/7] arm64: Add SOPHGO SOC family Kconfig support Date: Thu, 13 Feb 2025 19:22:07 +0100 Message-ID: <20250213182210.2098718-7-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 First user will be Aarch64 core within SG2000 SoC. Reviewed-by: Chen Wang Signed-off-by: Alexander Sverdlin --- Changelog: v4: v3: v2: - shortened the help message (mirrored from RiscV ARCH now); - select ARCH_HAS_RESET_CONTROLLER instead of RESET_CONTROLLER; - moved CLK_SOPHGO_CV1800 selection into defconfig; arch/arm64/Kconfig.platforms | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 02f9248f7c84..21b6a2bfb45a 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -307,6 +307,12 @@ config ARCH_INTEL_SOCFPGA Stratix 10 (ex. Altera), Stratix10 Software Virtual Platform, Agilex and eASIC N5X. +config ARCH_SOPHGO + bool "Sophgo SoCs" + select ARCH_HAS_RESET_CONTROLLER + help + This enables support for Sophgo SoC platform hardware. + config ARCH_STM32 bool "STMicroelectronics STM32 SoC Family" select GPIOLIB From patchwork Thu Feb 13 18:22:08 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973898 Received: from mail-ed1-f50.google.com (mail-ed1-f50.google.com [209.85.208.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1584E245013 for ; Thu, 13 Feb 2025 18:22:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470944; cv=none; b=B3EzfPZYGwwzumyTlIb6B6Bw5PKXjVIHf5Cu8zFKLupAOGC9A8YjKySYCDDfQoqI+SmqcHkmtBArHdLCEniqy7foOn5DV1dXAtUZox7gzJd6+j/pxQYeanH926mb6KMcOCkXTfL4rTFSCBjJafFkr6c0gqJBksWFG2MOzi6Ys3Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470944; c=relaxed/simple; bh=mqlGSkOLFVjlTv7d7OifIPSBROEoCMVKdqBIfDAIbLg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JAK6dsVDorotaJAgQA7u2Isw6ScgFGJTU6mjSfvHQEcCL6fyKut+wjGNjt+u8UX0vuJvSvHxm6X+Hr0Vn2zIoV1Kyp2T6NBrulT0rMUoo61j0pIYep7O3mU2NbqbRU+JV5VmnBvS6Sm6OpWh6S2rtAWa+gwtzFxnITOUHIpEBL8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mOntG+AA; arc=none smtp.client-ip=209.85.208.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mOntG+AA" Received: by mail-ed1-f50.google.com with SMTP id 4fb4d7f45d1cf-5de5a853090so2655000a12.3 for ; Thu, 13 Feb 2025 10:22:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470941; x=1740075741; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JXickYQ5xAEYt94NMMMnFRp+aeEMQkVX/WoesWHUNR0=; b=mOntG+AAeSsdJCROTeV/fJsSlfaYs9hc5QIlrI7q1racFvV33leZ6BChdq/PDlVm8/ FXps5YwyPP2hiYOSMd2Xy1U57SGhzrMjNNRHvlqkfD9zvvZaUcSQWlBHBifaydGZvXfJ z6NFpiDq4R7XurQ8PKRxrcf1vuY5bw8U5qSxEKoRr7bWoMedltKpu1N3wuudci/R7pgI smVR2mnSEB4M7zq4tcri5X9IctrAW3dDR1pesgA5TaZUwNh56BVUqj3F6Ov4OOdWsG0/ pREv8pUOwXkrva/nJGXMSB3bfJ/LtvAcN1jrLz2qWgaSXx24smw2yQKz44j+fe/CSVa7 UHsw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470941; x=1740075741; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JXickYQ5xAEYt94NMMMnFRp+aeEMQkVX/WoesWHUNR0=; b=mUOX7sYHS+z3dtDWokF2wVaoQQFofNNTxnNCp2sHh5ppsz6FZjg442KyYP5SelEa+4 XEF++goPkmuG0qq5lhH3jcBrUfzK/qCdqKdXwg+3u1Hc16kVmrXZ9AviIvCR26407lBe PEA8ZEmPWtf0D0xsLhztnQEniH29xjXIMcVz+p/mbjyy4T5WiJb2NO27HRN9AIBzJDtb 437tbmpMjMsq7Hc/gOvyN7CcaWYqn/11p9buwbCRvzwlk9zdY8of1bmb9IGydO2YBdNf v/j9HS149ZjZoEUsdwxBiCsA+XNoeWzIY7D2ASyj8dbGQSvIk0sCfW/FyYEFa9y9PyGR BOoQ== X-Gm-Message-State: AOJu0YyZPZeifBQUWoGe5qz7TU61Qp2UOP9pJtUDHWHGwG0KBL6r9T1E G/ETvgk8CWs1B3cnA6cGZ8vmokZp6edPvubOfkFn7YG2HPlCY0eqrU7OPk+Y X-Gm-Gg: ASbGnctEa3+WjTVLfXlwgvzM7xfZ5387IjUKMcWHwwg8Zb+7bRrxSBx+wizsx76tGf4 /jMXOLeqM0RG2m836wUSiE5wlc3mg0CAO9a6tkK7BqD0s38omzQT2CtESqDZT9iy0uvMQnsvhoi BTd6ImYQlLQmhTvuLMJq1C5KJu4rvnzcmSehuWnIlX2GM4TGXIlLWxDCUrFuZddKOP6WejVw4i2 lBcX1rRsUDMpWOZLkhbXmsUc7rPJDGJurBruIU4JlIfHy63mDfO0MiZ+RjemYCGo+faRd6ckGcP WiH1syNVQ2QjHbSqhEw3YkDMYgZj X-Google-Smtp-Source: AGHT+IFaVkiJMnj3VgvIn4KY0EMAfKgQjPIsRKUFGlioLk6ajpy6xkcQn1ZmvcOwltCu8C2Fpa2fIw== X-Received: by 2002:a05:6402:1f11:b0:5d9:f21a:aa26 with SMTP id 4fb4d7f45d1cf-5deadde79ecmr8166783a12.24.1739470941293; Thu, 13 Feb 2025 10:22:21 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:21 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Catalin Marinas , Will Deacon Subject: [PATCH v4 7/7] arm64: defconfig: Enable rudimentary Sophgo SG2000 support Date: Thu, 13 Feb 2025 19:22:08 +0100 Message-ID: <20250213182210.2098718-8-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> References: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Enable ARCH_SOPHGO, pinctrl (built-in, required to boot), ADC as module. This defconfig is able to boot from SD card on Milk-V Duo Module 01 evalboard. Signed-off-by: Alexander Sverdlin Reviewed-by: Krzysztof Kozlowski --- Changelog: v4: v3: v2: - moved CLK_SOPHGO_CV1800 from Kconfig.platforms here; arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 1f25423de383..5680b8fb6b12 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -66,6 +66,7 @@ CONFIG_ARCH_RENESAS=y CONFIG_ARCH_ROCKCHIP=y CONFIG_ARCH_SEATTLE=y CONFIG_ARCH_INTEL_SOCFPGA=y +CONFIG_ARCH_SOPHGO=y CONFIG_ARCH_STM32=y CONFIG_ARCH_SYNQUACER=y CONFIG_ARCH_TEGRA=y @@ -650,6 +651,7 @@ CONFIG_PINCTRL_SM8450_LPASS_LPI=m CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m CONFIG_PINCTRL_SM8550_LPASS_LPI=m CONFIG_PINCTRL_SM8650_LPASS_LPI=m +CONFIG_PINCTRL_SOPHGO_SG2000=y CONFIG_GPIO_ALTERA=m CONFIG_GPIO_DAVINCI=y CONFIG_GPIO_DWAPB=y @@ -1398,6 +1400,7 @@ CONFIG_QCOM_HFPLL=y CONFIG_CLK_GFM_LPASS_SM8250=m CONFIG_CLK_RCAR_USB2_CLOCK_SEL=y CONFIG_CLK_RENESAS_VBATTB=m +CONFIG_CLK_SOPHGO_CV1800=y CONFIG_HWSPINLOCK=y CONFIG_HWSPINLOCK_QCOM=y CONFIG_TEGRA186_TIMER=y @@ -1517,6 +1520,7 @@ CONFIG_QCOM_SPMI_VADC=m CONFIG_QCOM_SPMI_ADC5=m CONFIG_ROCKCHIP_SARADC=m CONFIG_RZG2L_ADC=m +CONFIG_SOPHGO_CV1800B_ADC=m CONFIG_TI_ADS1015=m CONFIG_TI_AM335X_ADC=m CONFIG_IIO_CROS_EC_SENSORS_CORE=m