From patchwork Sat Feb 15 12:24:06 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ivaylo Ivanov X-Patchwork-Id: 13976071 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E85A1922DE; Sat, 15 Feb 2025 12:24:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622259; cv=none; b=MX/4rufYajRbyAP3ypdIaxE9uROfzP846LnwUpujkFCajVAOt2PpmzVs1G4iQxoufhZIMF3piOvrPZmoQnGO+wJ5C2D0Vn6o5ZoZCcvGjVc0fXKTxBPP5a9BArmfc403eV/VhBb0k/krLtgxH6BCrT4FTKFbCR357g5QbSdz+OY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622259; c=relaxed/simple; bh=Pu4XB+Zy1T7B/2I57DxES1vrzAppfrCwi5m5W/WPHF4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WJMq5VYnprjsoh2jWP79Us5stGXruMC08hRif9IxpD3tMR2H3oLbnSkn9TMroYk724O0bQoWfK0S4wuJhemQunusS62H4jiAxA+c3kBM+jcbyMuTuhhWjR35U8jwp9ikjFWMql4pi9zxUKs1BJLE6hPwt49WQJZ+9tjzwMy27/s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bjC2U7It; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bjC2U7It" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-38ddfee3ba9so2292737f8f.2; Sat, 15 Feb 2025 04:24:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739622254; x=1740227054; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=5UXbVdtIig5t0ncHRRGP/9I2f8qBOLx1rThseRvnVdE=; b=bjC2U7ItkawCO8QCxkFi9BgDlFnZ60cumm9klstA/mREe/xikSFEWmV18vW6N57o+A lCbgLzeEqITo6yESudPK3pn7z0cOBZ7UyyJYonKdU/tq1yD4bcNzYalv4aMBHx9UzAQ0 yQry5fhl6H07ovaBVgLxOcEf58Wa9ZTMQxg7JR9t5Qq5N66KNYa/aHuGiPPpabI7i2G8 TWO9C8JTY1/UJlN0dMQxi75+WdaUe+Pp/t558mqr/HjY+W3lBWz+Rljm51MC78ubOcv2 ncUbq9fobjvSNKN7X9qWcCPUfgM3fh7fMTVDNx9Ak9JW1M1Px8wPJ8eVsLvcRhQLSpsy WWKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739622254; x=1740227054; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5UXbVdtIig5t0ncHRRGP/9I2f8qBOLx1rThseRvnVdE=; b=KjxQVdsqtgdWt4s718bC4RQEw5z5FHp41BAwGt9UIhCLoG14iU4OZzskVLWdtLBDlV DrkUp2nZogBlbiKQZwUhERy7eeutGdRLDrHZ1KWd1J+cUlLnBZNbK45ahifjA7FyUPx/ +WnSf7zm7NTN/ZIrWEjqnI8jYCwQxOg7neJncmTFsbPIA6mxZQu5qhQO9Wdc9Bkh4y+Z pC7CdzwpfzHzfKNzjGuSuCo79vY05e5SigKkcJV+GqeE+uxbsUgzZkrdvFXYNCWMrh+w T3d9UyJZ3bJ0rad7uPhdmnK8uW45/6phTCvYQBbjQYe0uRtpf9ONzm/B4hfafHfzOroK 1Nxw== X-Forwarded-Encrypted: i=1; AJvYcCUv3pSRsJijqTQVPoKo9ekxsguT+4YXwnDVUCdpbItDey3meW7hI+Edc/EgbeEEJBzq5oaUHNODV3uU2fdG@vger.kernel.org, AJvYcCWZRNuw4byW2z7hgSMWXD3W23PYNqySuKIL5qBMiVGB9sX/+EkUSv8hm0LJsscSW1R9Fwl6ipmBlVJA@vger.kernel.org, AJvYcCXFOBV9LqxRMp2/tEno3FuwzrzM9BrapH6nRyAPaIePiHmjtn8syif73+PWphh8dnP87s+kIbtspLuX2ZbKEq2PW4o=@vger.kernel.org X-Gm-Message-State: AOJu0YyLIXS+U7A9jOJzoQP1SHEPcFl9R8pLzTR+mz9fnOFB9RPVVotq SIp32M1rQODWRDbsaN6IEXbArlTpvGF5FhUBXZ3Y4hY6K3fgoi0V X-Gm-Gg: ASbGnct7sGtfJ9VM41pNu1Lxlgf/4s9dtZnCNLHAePiull/+AKAJHdASHPd6DYKe66M +NvbIEWIXV+Vlqv5Xt24y4zbH00ZA9T+i8PlPN4mAjC0aJMKpbmcgD4Up+DN08g8e17IjlROXBh 3uU3tUztBlK7JiMWbzvnF71DeaOCUlfGQUswde9Vo39kbbN28IKvr5TeTeK/CGrzfdCkBpPVBFV wEHsLsfcCVDiUKeQhUBrWwiXUNg6t8DajZGAhz/FnFU/4repwfj7fNaYSMzK8Xw7Cn6czMVdcNm B6+d4q32s5+b3zA5ufvDXXMfuuS1b7UTSefCj0zporLDKe56WnuNCeaYiroMt9baOi4= X-Google-Smtp-Source: AGHT+IGmTv4OOgkCpR0N7S5UGI0ztXikYO3xupHaUrxXT7i2t0dhkLAloMagyk4Nzeo+E/beXj4i7g== X-Received: by 2002:a5d:64ee:0:b0:38d:d223:f8e6 with SMTP id ffacd0b85a97d-38f33e7df9amr3703804f8f.0.1739622254191; Sat, 15 Feb 2025 04:24:14 -0800 (PST) Received: from ivaylo-T580.. (91-139-201-119.stz.ddns.bulsat.com. [91.139.201.119]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38f259d5b40sm7188175f8f.68.2025.02.15.04.24.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Feb 2025 04:24:13 -0800 (PST) From: Ivaylo Ivanov To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Philipp Zabel Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 1/4] dt-bindings: phy: add samsung,exynos2200-snps-eusb2-phy schema file Date: Sat, 15 Feb 2025 14:24:06 +0200 Message-ID: <20250215122409.162810-2-ivo.ivanov.ivanov1@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> References: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Exynos2200 SoC uses Synopsis eUSB2 PHY. Add a dt-binding schema for the new driver. Signed-off-by: Ivaylo Ivanov --- .../samsung,exynos2200-snps-eusb2-phy.yaml | 75 +++++++++++++++++++ 1 file changed, 75 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/samsung,exynos2200-snps-eusb2-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/samsung,exynos2200-snps-eusb2-phy.yaml b/Documentation/devicetree/bindings/phy/samsung,exynos2200-snps-eusb2-phy.yaml new file mode 100644 index 000000000..d69a10f00 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/samsung,exynos2200-snps-eusb2-phy.yaml @@ -0,0 +1,75 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/samsung,exynos2200-snps-eusb2-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung SNPS eUSB2 phy controller + +maintainers: + - Ivaylo Ivanov + +description: + eUSB2 controller supports LS/FS/HS usb connectivity on Exynos chipsets. + +properties: + compatible: + enum: + - samsung,exynos2200-snps-eusb2-phy + + reg: + maxItems: 1 + + "#phy-cells": + const: 0 + + clocks: + items: + - description: Reference clock + - description: APB clock + - description: Control PCLK + + clock-names: + items: + - const: ref + - const: apb + - const: ctrl + + phys: + maxItems: 1 + description: + Phandle to USBCON phy + + vdd-supply: + description: + Phandle to 0.88V regulator supply + + vdda12-supply: + description: + Phandle to 1.2V regulator supply + +required: + - compatible + - reg + - "#phy-cells" + - clocks + - clock-names + - vdd-supply + - vdda12-supply + +additionalProperties: false + +examples: + - | + #include + + usb_hsphy: phy@10ab0000 { + compatible = "samsung,exynos2200-snps-eusb2-phy"; + reg = <0 0x10ab0000 0 0x10000>; + clocks = <&cmu_hsi0 CLK_MOUT_HSI0_USB32DRD>, + <&cmu_hsi0 CLK_MOUT_HSI0_NOC>, + <&cmu_hsi0 CLK_DOUT_DIV_CLK_HSI0_EUSB>; + clock-names = "ref", "apb", "ctrl"; + #phy-cells = <0>; + phys = <&usbcon_phy>; + }; From patchwork Sat Feb 15 12:24:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ivaylo Ivanov X-Patchwork-Id: 13976074 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4FFE41A5B92; Sat, 15 Feb 2025 12:24:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622263; cv=none; b=IzxVGqts4HABY/mbG00V4JSLbR1nIBcdMRsD8g7FwLS+KS1rtgS5gDGF2qD9dFpla+cEuneRQC9ec9cnR3q/kE3CbXBmJpehWeC8jvvIz1WfMEpK45xsWwW2dyPyPErrGAg+fq17yfGWaW8xQlF3/vQqSvo8SsDMKuKTY+Ruohk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622263; c=relaxed/simple; bh=9uszAYVJtwngcnEE0dgojClRftNwRdSh8kdBlRNtphE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Kha3E+Jl+rL/ysR/2y327ez06cjAZ4ht/gl9SgItx1kOhLNjk0wVuEDdEll1s3qv5+19pQrlwk535gi8GA9L5Jjt6qqgIzHVueka0kHL2ajIAsaswXfpwLLtHth8tF8i4bhk9bR4vMN3aDTAvZEp1h1S7wRX02CgLhSWqJKNkeA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UJykW9GP; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UJykW9GP" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-38f26a82d1dso1260253f8f.2; Sat, 15 Feb 2025 04:24:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739622255; x=1740227055; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TvM8beBW0+j4a9DqUfRhNLS0/sPUgWj2CrOTeza38CI=; b=UJykW9GPi9BOXQYFUSJdyXWS2WNjWBXneCDG3uJKm7K2rmlcJS6hCJVbqW+ce6sW2i tviKh5MiMfVvRz8+9i+t3bOPQu7kqMdhIpTUjImOEV1LoUG8ETCnJLSXK20yPPH/Z86g Kl8VATqDtqN+JirF13jDOZF8Qiages0Qdz2/myG5Zh9/UefDgJJaEkQCeQfHeCap2ZCr yl3fwUFSZq6N58jLZ3QzJVv4W8FMuiaH2SdZNf85irpbTK+83hReNZzfU9jg4TzrPbyt vffJW5jBio+g+FrHdLKIfZf5OOiRoynV2R1h9hJcpAX2Tu+0oJ7KHFftKrv7BO2ixGd9 Jb2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739622255; x=1740227055; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TvM8beBW0+j4a9DqUfRhNLS0/sPUgWj2CrOTeza38CI=; b=gw8ysKbENHwXmSnGWAWpmeNhWT7j0jVdowTj1C07ZX2wZWmNwcuBC0JVj0tig8+T+P PgUDlei+rXjmqxwZpdxai1fbDxpaWxY67JNsPfY0qWaqIbKzh5wmqMrmDCU8ggEzDLbd OpiGYP/Uk5CLTvwVPE+3Uw5EYNLm4MrkT0tSHgiwyZPaPk5g/ZCzzo2X05hLEDXx1ORm PEOBPCsqDk/5bar205Z8WEqjjU5NpFPDrVSg3HVnlNOtop3vC4gaS5+HITVAngCkLkqO ExugxpxONS8YotZyh7UMvELMU4iKKF2uRwY/xfxzccEGq46oVROARQNMGTEGRIsTTyU/ AvzA== X-Forwarded-Encrypted: i=1; AJvYcCUBO1y5jH7p2EeAfLnHA73x0w/jj9UUAASPngCsv3WUpDGzextYHlxjMLCud1ieV5gTjN9undfF0m3sI70x@vger.kernel.org, AJvYcCVanowBY8eb5flm4p6/ZPU4voQDCifMlVKkz08/qiSybk9bFqcIHoBl6fd8h2L3Zp1CtDw1IWKmfbSlH79ha3l+tdA=@vger.kernel.org, AJvYcCXQjkHfcVkjtDf6uKmA9ZfpG6OJWCM+xSaHntn8MG1W1tTOECjW+G1zzdxavYawYgJhvufUa69J3N1V@vger.kernel.org X-Gm-Message-State: AOJu0YwoCQEFVY+eR/wUsjG3p+4M8w/XYgfg7R1GofXBEF5FPQXV41NI xsYjd+talpEjq/86llL8tcjiVEa4WWEIRTUDy9bl4kUsDznjc+tv X-Gm-Gg: ASbGnct1VNDjCWDOtueY7J/Q0HMGZVsXszHMivMdlwJfJnKcY415spcYZdOVJI8cHBP xfXAfFLGFpKhlLVeyx+oi39vRkcQSdMA44fUfef4lsr1534Q1ySQjXeomnZj1CBGZWJV7Z4fiA7 rzIQRt5joi9nsdv4zDwtY6G8GwXsaTvcQoR5QH20+6DVwiVb1fKgKkBzwlrYv4BCij1vAdNqQ52 HRhebCuAPf85Sm5Oxu9quk89yjZV83f6UIGdjXZ7aJSpEwdgDL8JKnfwxSTdyqHc/qCzZ/HQO7I JDKtqBkZQv9d50FbxCtMYkWp1iIl0jCNQ+a/QwggEZx2AjUhh7IyhfCDnUNvzPxYCbo= X-Google-Smtp-Source: AGHT+IHRj3ctJwmFgu0FqPPD2xs6RgkuS/hjPZ4U863BoKmIKTy4qe9wWajhFwMjyim4BV4BthvZRA== X-Received: by 2002:a05:6000:18a9:b0:38c:5dcb:312e with SMTP id ffacd0b85a97d-38f33e7f9a9mr4019150f8f.0.1739622255398; Sat, 15 Feb 2025 04:24:15 -0800 (PST) Received: from ivaylo-T580.. (91-139-201-119.stz.ddns.bulsat.com. [91.139.201.119]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38f259d5b40sm7188175f8f.68.2025.02.15.04.24.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Feb 2025 04:24:15 -0800 (PST) From: Ivaylo Ivanov To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Philipp Zabel Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 2/4] dt-bindings: phy: add samsung,exynos2200-usbcon-phy schema file Date: Sat, 15 Feb 2025 14:24:07 +0200 Message-ID: <20250215122409.162810-3-ivo.ivanov.ivanov1@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> References: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Exynos2200 SoC has a USB phy controller block that controls the usage of USB phys. Add a dt-binding schema for the new driver. Signed-off-by: Ivaylo Ivanov --- .../phy/samsung,exynos2200-usbcon-phy.yaml | 70 +++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/samsung,exynos2200-usbcon-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/samsung,exynos2200-usbcon-phy.yaml b/Documentation/devicetree/bindings/phy/samsung,exynos2200-usbcon-phy.yaml new file mode 100644 index 000000000..468dc1560 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/samsung,exynos2200-usbcon-phy.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/samsung,exynos2200-usbcon-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Exynos2200 USB controller phy + +maintainers: + - Ivaylo Ivanov + +description: + USB controller manages phy selecton for UTMI and PIPE3 + +properties: + compatible: + enum: + - samsung,exynos2200-usbcon-phy + + reg: + maxItems: 1 + + "#phy-cells": + const: 0 + + clocks: + items: + - description: APB clock + + clock-names: + items: + - const: apb + + samsung,pmu-syscon: + $ref: /schemas/types.yaml#/definitions/phandle + description: phandle for PMU system controller interface, used to + control PMU registers bits for USBCON PHY + + vdd1p9-supply: + description: + Phandle to 1.9V regulator supply + + vdd3-supply: + description: + Phandle to 3V regulator supply + +required: + - compatible + - reg + - "#phy-cells" + - clocks + - clock-names + - samsung,pmu-syscon + - vdd1p9-supply + - vdd3-supply + +additionalProperties: false + +examples: + - | + #include + + usb_con_phy: phy@10aa0000 { + compatible = "samsung,exynos2200-snps-eusb2-phy"; + reg = <0 0x10aa0000 0 0x10000>; + clocks = <&cmu_hsi0 CLK_MOUT_HSI0_NOC>; + clock-names = "apb"; + #phy-cells = <0>; + samsung,pmu-syscon = <&pmu_system_controller>; + }; From patchwork Sat Feb 15 12:24:08 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ivaylo Ivanov X-Patchwork-Id: 13976072 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED6751ACEC6; Sat, 15 Feb 2025 12:24:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622261; cv=none; b=DZD2luQExBekwVKT+o8jeGhLPCqo0qt0aYYoBBPsELsJRl71K3h1xR2KTXeU4OBCyx4eg/rTYApUABhc0g3jS3jdr0QVMYHGnx5VbHerXpDtvxuMWnIGFD8MfAyfJ7zISIyf09ezHphkKHgJByZiDuN5BF0kADe1bxQ8+d8i+3k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622261; c=relaxed/simple; bh=7/4m7iixD1PTtau/qok6kfD7Ona3YZ5ylujX1stuuQU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=T0uiQWFYFQQvQRSgYIQELaO2JPJad12v7W+xKCKBF/TJRNpu4GxQs2qChnimEonzsRU+PGypJ2Cui+WVV4ZOmQ9LBsEiC2loFmkPf2PjOe/O4Vi5cF6+G/f7W1Sdrmri0wP3TlI18o4hYqy83Rbj4pvbzSQtzE9+jiIxRwLQGmk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JdJwPTVR; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JdJwPTVR" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4395a06cf43so18268215e9.2; Sat, 15 Feb 2025 04:24:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739622257; x=1740227057; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=51FSJwa1B8JQtgUr5uBGNpS4S0Fx4/SRveFo1cyR6gk=; b=JdJwPTVR5X8PvcWBoJrMwvdkXgdaga4EAU+9XSvKHv7e83d8f/lOU1o5kEMPXOuQ8v ICq19oZ9ce4t3PFv43/6HGcSCEis/w83i/KfewIII/Way2f8D85lK6zaQMXCtr4/6GfT pZy2w5cnGNjcQSpA+8Xfm4CkeJ/y1/JEuyefLoclKxCDblYLW69Fi+YPvwRu8cQb2wz5 ZLkz1dtLlJBKGS0JFdCV25IxIuTTsVgZGX/l4y2Qri0zfNGcoEUKRWL+vCqYiEoDVDb/ ZkwmMlhbOQD1V8lPRdngi+wvr7oc1pSK6jePamIdsbaMBlrXQHTl7DugIg9uihRbrYRh +SHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739622257; x=1740227057; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=51FSJwa1B8JQtgUr5uBGNpS4S0Fx4/SRveFo1cyR6gk=; b=IU0auiUyL8qD3u9/GPjUQVsalz7+ucff4XQucsPqYKbkpcv2ilMM9jmadr3SpGLM9t H8DpQDE9bm9AmY0OHk8GFIOtSDqTrRv6zRdHBaaeR7Zkd9YitO+lB71nvmD7uTnngwOX ksqpBe4ApjGTXL1WpW65+p0VsSu7QqaLMQ6Khx+ZWC8eFAJUFL1EC7ezYMZFAd2RchBH fh7Nduo11W0cTMAPcsyw3qsHLWA1bS2F9Jsgzi7QaCC/zq3wmDKfT5IYyj07L32uq22y iZalYJdCEZ0tPDYng8udhW8t6gEFwkGfqrjtqIrr1Yr+2yaGQ9hdVVYz3W6uHDezSMHX AZ0g== X-Forwarded-Encrypted: i=1; AJvYcCUoiFgzDQHqfR86jVIpX0fcqgzE5xJw5WObRtmUrNvarZpbPNbgHIIgNdOCo2qRjZL+uMPR3OBUf2fW@vger.kernel.org, AJvYcCWDYaTA9AQPjafPUR163ospjp+ggV2TxkIO14kqs3E5vvW/lp9h+7T8K66D1zCYHyl+IAWw5sdtrzXndu7TcXg5ILA=@vger.kernel.org, AJvYcCWmHmyuuMN1JxNqWzi3ngKQb3R724JxJofSA1u7alIMcRn19rN+1BMLRwgAN/kV7M5V4K5auO1YPVMQvhI/@vger.kernel.org X-Gm-Message-State: AOJu0Yx8x0E4VUniYbFPi8AEvOyZqxiA1FAk0z+CEVjRLCV9OTAxc1Dn lxIr5sRo/OVR9BdcDjxO2lMf6oNwVhoNqwSzSgT16ySHRcijsXgI X-Gm-Gg: ASbGncsqR3eORBigO4mPIkvbxN/Psg7x/ispE99DwPHo61guvMM7JJk9VhWRDbYhwXU BbYixq2OKvCtqCiKmB+E+7QvBO88Bb9mLhvoUkHA/n4SMNDO5JzdhyxnEhWngBS+6yyec5lrZE/ mX76rBHhTiX4yCAX++JQR9uHrq088MlhPpYyKz53+XHZkH0UHxzvJtt52KlB351U9tz6W2ETvl8 7ZjSZ/5DYphc6B54vk+0lJ7aK6diaxlt/sL4eFfRuT+H6v6Fz1783pJnGLHeH7DSyy+a/4SKQeu XXcLj5DTVH8QmxpTVclCs0ahHBvOH/whm6cMRZmAaH2YrTHaWr1KJWJH04Qdm8HSNik= X-Google-Smtp-Source: AGHT+IGDu08NJm74LFNesvbHRE+N6+Y2beeK3Y8t6PLpq9R6tKeeegQvlmaspOLtMEpL/BcR/opmmQ== X-Received: by 2002:a05:600c:4f51:b0:434:ff9d:a3a1 with SMTP id 5b1f17b1804b1-4396e6d4aa8mr25721445e9.2.1739622257010; Sat, 15 Feb 2025 04:24:17 -0800 (PST) Received: from ivaylo-T580.. (91-139-201-119.stz.ddns.bulsat.com. [91.139.201.119]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38f259d5b40sm7188175f8f.68.2025.02.15.04.24.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Feb 2025 04:24:16 -0800 (PST) From: Ivaylo Ivanov To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Philipp Zabel Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 3/4] phy: samsung: add Exynos2200 SNPS eUSB2 driver Date: Sat, 15 Feb 2025 14:24:08 +0200 Message-ID: <20250215122409.162810-4-ivo.ivanov.ivanov1@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> References: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Exynos2200 SoC uses Synopsis eUSB2 PHY for USB 2.0. Add a new driver for it. eUSB2 on Exynos SoCs is usually paired alongside a USB PHY controller. Currently the driver is modelled to take and enable/disable the usb phy controller when needed. The driver is based on information from downstream drivers. Signed-off-by: Ivaylo Ivanov --- drivers/phy/samsung/Kconfig | 13 + drivers/phy/samsung/Makefile | 1 + .../phy/samsung/phy-exynos2200-snps-eusb2.c | 351 ++++++++++++++++++ 3 files changed, 365 insertions(+) create mode 100644 drivers/phy/samsung/phy-exynos2200-snps-eusb2.c diff --git a/drivers/phy/samsung/Kconfig b/drivers/phy/samsung/Kconfig index e2330b089..f62285254 100644 --- a/drivers/phy/samsung/Kconfig +++ b/drivers/phy/samsung/Kconfig @@ -77,6 +77,19 @@ config PHY_S5PV210_USB2 particular SoC is compiled in the driver. In case of S5PV210 two phys are available - device and host. +config PHY_EXYNOS2200_SNPS_EUSB2 + tristate "Exynos2200 eUSB 2.0 PHY driver" + depends on (ARCH_EXYNOS && OF) || COMPILE_TEST + depends on HAS_IOMEM + depends on USB_DWC3_EXYNOS + select GENERIC_PHY + select MFD_SYSCON + default y + help + Enable USBCON PHY support for Exynos2200 SoC. + This driver provides PHY interface for eUSB 2.0 controller + present on Exynos5 SoC series. + config PHY_EXYNOS5_USBDRD tristate "Exynos5 SoC series USB DRD PHY driver" depends on (ARCH_EXYNOS && OF) || COMPILE_TEST diff --git a/drivers/phy/samsung/Makefile b/drivers/phy/samsung/Makefile index fea1f96d0..90b84c7fc 100644 --- a/drivers/phy/samsung/Makefile +++ b/drivers/phy/samsung/Makefile @@ -14,5 +14,6 @@ phy-exynos-usb2-$(CONFIG_PHY_EXYNOS4210_USB2) += phy-exynos4210-usb2.o phy-exynos-usb2-$(CONFIG_PHY_EXYNOS4X12_USB2) += phy-exynos4x12-usb2.o phy-exynos-usb2-$(CONFIG_PHY_EXYNOS5250_USB2) += phy-exynos5250-usb2.o phy-exynos-usb2-$(CONFIG_PHY_S5PV210_USB2) += phy-s5pv210-usb2.o +obj-$(CONFIG_PHY_EXYNOS2200_SNPS_EUSB2) += phy-exynos2200-snps-eusb2.o obj-$(CONFIG_PHY_EXYNOS5_USBDRD) += phy-exynos5-usbdrd.o obj-$(CONFIG_PHY_EXYNOS5250_SATA) += phy-exynos5250-sata.o diff --git a/drivers/phy/samsung/phy-exynos2200-snps-eusb2.c b/drivers/phy/samsung/phy-exynos2200-snps-eusb2.c new file mode 100644 index 000000000..ee6d96411 --- /dev/null +++ b/drivers/phy/samsung/phy-exynos2200-snps-eusb2.c @@ -0,0 +1,351 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2025, Ivaylo Ivanov + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define EXYNOS2200_EUSB2_RST_CTRL 0x0 +#define EXYNOS2200_UTMI_PORT_RESET_MASK GENMASK(5, 4) +#define EXYNOS2200_EUSB_PHY_RESET_MASK GENMASK(1, 0) + +#define EXYNOS2200_EUSB2_CMN_CTRL 0x4 +#define EXYNOS2200_PHY_CFG_RPTR_MODE BIT(10) +#define EXYNOS2200_REF_FREQ_SEL GENMASK(6, 4) +#define EXYNOS2200_PHY_ENABLE BIT(0) + +#define EXYNOS2200_EUSB2_PLLCFG0 0x8 +#define EXYNOS2200_PLL_FB_DIV_MASK GENMASK(19, 8) + +#define EXYNOS2200_EUSB2_PLLCFG1 0xc +#define EXYNOS2200_PLL_REF_DIV GENMASK(11, 8) + +#define EXYNOS2200_EUSB2_TESTSE 0x20 +#define EXYNOS2200_TEST_IDDQ BIT(6) + +struct exynos2200_snps_eusb2_phy_drvdata { + const char * const *clk_names; + int n_clks; + const char * const *regulator_names; + int n_regulators; +}; + +struct exynos2200_snps_eusb2_phy { + struct phy *phy; + void __iomem *base; + + struct clk *ref_clk; + struct clk_bulk_data *clks; + const struct exynos2200_snps_eusb2_phy_drvdata *drv_data; + struct reset_control *phy_reset; + + struct regulator_bulk_data *vregs; + + enum phy_mode mode; + + struct phy *repeater; + struct phy *usbcon; +}; + +static void exynos2200_snps_eusb2_phy_write_mask(void __iomem *base, u32 offset, + u32 mask, u32 val) +{ + u32 reg; + + reg = readl_relaxed(base + offset); + reg &= ~mask; + reg |= val & mask; + writel_relaxed(reg, base + offset); + + /* ensure above write is completed */ + readl_relaxed(base + offset); +} + +static int exynos2200_snps_eusb2_ref_clk_init(struct exynos2200_snps_eusb2_phy *phy) +{ + unsigned long ref_clk_freq = clk_get_rate(phy->ref_clk); + + switch (ref_clk_freq) { + case 19200000: + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_REF_FREQ_SEL, + 0); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG0, + EXYNOS2200_PLL_FB_DIV_MASK, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 368)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG1, + EXYNOS2200_PLL_REF_DIV, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 0)); + break; + + case 20000000: + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_REF_FREQ_SEL, + FIELD_PREP(EXYNOS2200_REF_FREQ_SEL, 1)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG0, + EXYNOS2200_PLL_FB_DIV_MASK, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 352)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG1, + EXYNOS2200_PLL_REF_DIV, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 0)); + break; + + case 24000000: + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_REF_FREQ_SEL, + FIELD_PREP(EXYNOS2200_REF_FREQ_SEL, 2)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG0, + EXYNOS2200_PLL_FB_DIV_MASK, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 288)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG1, + EXYNOS2200_PLL_REF_DIV, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 0)); + break; + + case 26000000: + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_REF_FREQ_SEL, + FIELD_PREP(EXYNOS2200_REF_FREQ_SEL, 3)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG0, + EXYNOS2200_PLL_FB_DIV_MASK, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 263)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG1, + EXYNOS2200_PLL_REF_DIV, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 0)); + break; + + case 48000000: + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_REF_FREQ_SEL, + FIELD_PREP(EXYNOS2200_REF_FREQ_SEL, 2)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG0, + EXYNOS2200_PLL_FB_DIV_MASK, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 288)); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_PLLCFG1, + EXYNOS2200_PLL_REF_DIV, + FIELD_PREP(EXYNOS2200_PLL_FB_DIV_MASK, 1)); + break; + + default: + dev_err(&phy->phy->dev, "unsupported ref_clk_freq:%lu\n", ref_clk_freq); + return -EINVAL; + } + + return 0; +} + +static int exynos2200_snps_eusb2_phy_init(struct phy *p) +{ + struct exynos2200_snps_eusb2_phy *phy = phy_get_drvdata(p); + int ret; + + ret = regulator_bulk_enable(phy->drv_data->n_regulators, phy->vregs); + if (ret) + return ret; + + ret = clk_bulk_prepare_enable(phy->drv_data->n_clks, phy->clks); + if (ret) { + dev_err(&p->dev, "failed to enable clocks, %d\n", ret); + goto disable_vreg; + } + + ret = phy_init(phy->usbcon); + if (ret) { + dev_err(&p->dev, "usbcon init failed. %d\n", ret); + goto disable_ref_clk; + } + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_RST_CTRL, + EXYNOS2200_UTMI_PORT_RESET_MASK | + EXYNOS2200_EUSB_PHY_RESET_MASK, + FIELD_PREP(EXYNOS2200_UTMI_PORT_RESET_MASK, 0x1) | + FIELD_PREP(EXYNOS2200_EUSB_PHY_RESET_MASK, 0x1)); + fsleep(50); /* required after holding phy in reset */ + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_PHY_CFG_RPTR_MODE, + EXYNOS2200_PHY_CFG_RPTR_MODE); + + /* update ref_clk related registers */ + ret = exynos2200_snps_eusb2_ref_clk_init(phy); + if (ret) + return ret; + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_TESTSE, + EXYNOS2200_TEST_IDDQ, + 0); + fsleep(10); /* required after releasing test_iddq */ + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_RST_CTRL, + EXYNOS2200_EUSB_PHY_RESET_MASK, + 0); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_CMN_CTRL, + EXYNOS2200_PHY_ENABLE, + EXYNOS2200_PHY_ENABLE); + + exynos2200_snps_eusb2_phy_write_mask(phy->base, EXYNOS2200_EUSB2_RST_CTRL, + EXYNOS2200_UTMI_PORT_RESET_MASK, + 0); + return 0; + +disable_ref_clk: + clk_disable_unprepare(phy->ref_clk); + +disable_vreg: + regulator_bulk_disable(phy->drv_data->n_regulators, phy->vregs); + + return ret; +} + +static int exynos2200_snps_eusb2_phy_exit(struct phy *p) +{ + struct exynos2200_snps_eusb2_phy *phy = phy_get_drvdata(p); + + phy_exit(phy->usbcon); + + clk_disable_unprepare(phy->ref_clk); + regulator_bulk_disable(phy->drv_data->n_regulators, phy->vregs); + + return 0; +} + +static const struct phy_ops exynos2200_snps_eusb2_phy_ops = { + .init = exynos2200_snps_eusb2_phy_init, + .exit = exynos2200_snps_eusb2_phy_exit, + .owner = THIS_MODULE, +}; + +static int exynos2200_snps_eusb2_phy_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + struct exynos2200_snps_eusb2_phy *phy; + const struct exynos2200_snps_eusb2_phy_drvdata *drv_data; + struct phy_provider *phy_provider; + struct phy *generic_phy; + int ret; + + phy = devm_kzalloc(dev, sizeof(*phy), GFP_KERNEL); + if (!phy) + return -ENOMEM; + + drv_data = of_device_get_match_data(dev); + if (!drv_data) + return -EINVAL; + phy->drv_data = drv_data; + + phy->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(phy->base)) + return PTR_ERR(phy->base); + + phy->clks = devm_kcalloc(dev, drv_data->n_clks, + sizeof(*phy->clks), GFP_KERNEL); + if (!phy->clks) + return -ENOMEM; + + for (int i = 0; i < drv_data->n_clks; ++i) + phy->clks[i].id = drv_data->clk_names[i]; + + ret = devm_clk_bulk_get(dev, drv_data->n_clks, + phy->clks); + if (ret) + return dev_err_probe(dev, ret, + "failed to get phy clock(s)\n"); + + for (int i = 0; i < phy->drv_data->n_clks; ++i) { + if (!strcmp(phy->clks[i].id, "ref")) { + phy->ref_clk = phy->clks[i].clk; + break; + } + } + + phy->vregs = devm_kcalloc(dev, drv_data->n_regulators, + sizeof(*phy->vregs), GFP_KERNEL); + if (!phy->vregs) + return -ENOMEM; + regulator_bulk_set_supply_names(phy->vregs, + drv_data->regulator_names, + drv_data->n_regulators); + ret = devm_regulator_bulk_get(dev, drv_data->n_regulators, + phy->vregs); + if (ret) + return dev_err_probe(dev, ret, "failed to get regulators\n"); + + /* we treat the usblink controller phy as a separate phy */ + phy->usbcon = devm_of_phy_get_by_index(dev, np, 0); + if (IS_ERR(phy->usbcon)) + return dev_err_probe(dev, PTR_ERR(phy->usbcon), + "failed to get usbcon\n"); + + generic_phy = devm_phy_create(dev, NULL, &exynos2200_snps_eusb2_phy_ops); + if (IS_ERR(generic_phy)) { + dev_err(dev, "failed to create phy %d\n", ret); + return PTR_ERR(generic_phy); + } + + dev_set_drvdata(dev, phy); + phy_set_drvdata(generic_phy, phy); + + phy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); + if (IS_ERR(phy_provider)) { + dev_err(dev, "failed to register phy provider\n"); + return PTR_ERR(phy_provider); + }; + + return 0; +} + +static const char * const exynos2200_clk_names[] = { + "ref", "apb", "ctrl", +}; + +static const char * const exynos2200_regulator_names[] = { + "vdd", "vdda12", +}; + +static const struct exynos2200_snps_eusb2_phy_drvdata exynos2200_snps_eusb2_phy = { + .clk_names = exynos2200_clk_names, + .n_clks = ARRAY_SIZE(exynos2200_clk_names), + .regulator_names = exynos2200_regulator_names, + .n_regulators = ARRAY_SIZE(exynos2200_regulator_names), +}; + +static const struct of_device_id exynos2200_snps_eusb2_phy_of_match_table[] = { + { + .compatible = "samsung,exynos2200-snps-eusb2-phy", + .data = &exynos2200_snps_eusb2_phy, + }, { }, +}; +MODULE_DEVICE_TABLE(of, exynos2200_snps_eusb2_phy_of_match_table); + +static struct platform_driver exynos2200_snps_eusb2_phy_driver = { + .probe = exynos2200_snps_eusb2_phy_probe, + .driver = { + .name = "exynos2200-snps-eusb2-hsphy", + .of_match_table = exynos2200_snps_eusb2_phy_of_match_table, + }, +}; + +module_platform_driver(exynos2200_snps_eusb2_phy_driver); +MODULE_DESCRIPTION("Exynos2200 SNPS eUSB2 PHY driver"); +MODULE_LICENSE("GPL"); From patchwork Sat Feb 15 12:24:09 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ivaylo Ivanov X-Patchwork-Id: 13976073 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2DA871C701E; Sat, 15 Feb 2025 12:24:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622262; cv=none; b=l6i+b6z/SmZnJlaPZSdnCAC1WjNcd9hrE7VZZxpQCAz8iveIDRkT3rlyNG+yis6sMdW56EjCD6qZrggVQw191BxfU6uG9wnd9QzWsFNy47FkZ5G6JAY/3DaUzfUH0bhtmqaZ0+9CtOXjp3D497sOnkZaUdw9QsmLkLB9q6W7xiw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739622262; c=relaxed/simple; bh=PWTbb4NCk4QhwwMl7w9Rpf4dKEqqkNa0p4Xwb7dIPQk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=oSrB06luIgc2S5iAo4xrmaJXOtVAE/xBoQIVTJOt6TksORImiZUgRhT0b+5dcAHWLOsEII/tYYrpAM5hZiNWyf4SL903z+wnQlYWgpUCgXTl8y5BWpkQIT8lGRQBK0/M0Az/9FpuM1i6a9jJl9+2hKuGtEXNN/SiBOXmTjUghN0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BKI7wuY+; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BKI7wuY+" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-38dc9f3cc80so1152825f8f.0; Sat, 15 Feb 2025 04:24:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739622258; x=1740227058; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qD+LR+mgJesHBppLUIBDM5D5VZaWL5Rq7rGbj9muQUs=; b=BKI7wuY+EyGd+kAiULJanuG2ypJNBuVeRmogVZKZWuk/yRmQQq6fiIDeE3eXKqEFHI WIkZJw2zNMPFDKzpRqwDcNMo3OxqpaT9pnAFZZXU891JDq2CYAHINbTD85LFdoquhy1n +8niBYhrDC86FOKXU6b0NAGqFPCaGHGq+G0sXqTmupYiw8LYjoPgM/RYp37IUp+abo8/ 7SnK1tVoS6YDYwbi8/BbrHUWcWzqrESsh24zVeDiPcjZnyjZXIXL49Bec+WhWIZm33lC Z3dfg3R2ZZeZ4keTkOJkOkrCbxY7e5SuxAasPVk5IuLd7L/qtb3iyqSrt80tg/R0A9nO Kpxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739622258; x=1740227058; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qD+LR+mgJesHBppLUIBDM5D5VZaWL5Rq7rGbj9muQUs=; b=FWi84TuZXwMmcmyhHNBV/RcnfWIh7FL+0Ieg2k9Z4U5uStufjy4TKIZ5zM7uhDnWD1 wfWYZjlnun8Qu5z+RgmVc9vrpDx+dbML6pDoTJbwpjveuXfn+2qtDl3hce2Tv3la+LB9 kHgqcbyxo3YopuuAK83wYodOWqI2HyUMtlRFAhcu9KuAn6q6EVgqlXa07aA6f/g/PRto bJKrnWl+qRKK594ANaM21O5XFhR1ycTlyr3bMlG3hIky/WRwGqvDa+357XX509mn/B19 R4klYqkkfx2rI+GykXllsLFLmxL0aJ4Oh7IxivOiyaXr/f2WiO1k9VvdqlZ3oaQn5AK/ T80A== X-Forwarded-Encrypted: i=1; AJvYcCV+NOwBWpH3NBlmEY1kX6Dj+5g7SImQBdnVO6m8x/Sr7Wo261c6u7WtU8fx6fni/f5IoP2ng1mFha/X9Ye8@vger.kernel.org, AJvYcCWL8wVm3cHdb0QXsYMlNx1yQ64blhPhilNNOEX1OYDaJlUBeYHfFMjpXpgFwPBkfFEqfd4B2vg5drep@vger.kernel.org, AJvYcCXnIXprh1RLOHbaGcMl+VrUcTbFoCAF0qCBJapx9bIRYhT5GCL2Wja4VMywQ4BTa9bhFIBpgUSdGoBritW2dS9iNBE=@vger.kernel.org X-Gm-Message-State: AOJu0Yw2/2SBjT+0sbVRPLg7pUep15LHQBs+f8U13t++abTnHmDFgnkD zEP54EYsxv4yGwOWYLCrQA6RwGy2kW2KFFtHY0zzOAi9hLomQCZ+ X-Gm-Gg: ASbGncuNI+QYPucvs7Em5+0NBVZKy1I4mQZ5KvSDVZzAimeGY0YGTn5+reefR8yGsmz YPf14VDDVIFZdFHruXnfKTIegcPM/beMVe7r6FMGdikVVJzRbkzd/MORW3LoI/xyL8AHSypj5+L /jicjQ+f2XLaZy3jUKmihyQWGi50Kqi/SH0T7kvlc7qqBQTR5pL9WKlPOjQHleORonIvrBQtmlR S3UKwhdRg72UoDyFPkVnmJKcg3VXlCiyfIrPzri2kxXDH8zbD4Zre79AIvPFegDAU1VxnCTrnzb IM3qvqW8IPCj4RrTv7M6IoXhCZMbl79PQ45Yw01ytprsLxeSOsmZgwR8vJdWcbSjQAk= X-Google-Smtp-Source: AGHT+IGMOfANBLG/cx0EXR/uYbMS60jtTakWiaRNMheiNjbe6AJXJyIjEb4Ru+s1b0JhHOVPU8mGOA== X-Received: by 2002:a5d:6dab:0:b0:38f:3073:707 with SMTP id ffacd0b85a97d-38f33f118demr3145135f8f.7.1739622258247; Sat, 15 Feb 2025 04:24:18 -0800 (PST) Received: from ivaylo-T580.. (91-139-201-119.stz.ddns.bulsat.com. [91.139.201.119]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38f259d5b40sm7188175f8f.68.2025.02.15.04.24.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Feb 2025 04:24:17 -0800 (PST) From: Ivaylo Ivanov To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Philipp Zabel Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 4/4] phy: samsung: add Exynos2200 usb phy controller Date: Sat, 15 Feb 2025 14:24:09 +0200 Message-ID: <20250215122409.162810-5-ivo.ivanov.ivanov1@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> References: <20250215122409.162810-1-ivo.ivanov.ivanov1@gmail.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Exynos2200 SoC comes with 3 PHYs - snps eUSB2, snps USBDP combophy and a cut-off phy that origins from exynos5-usbdrd. The latter is used for link control, as well as pipe3 attachment and detachment. Add a new driver for it. Signed-off-by: Ivaylo Ivanov --- drivers/phy/samsung/Kconfig | 13 ++ drivers/phy/samsung/Makefile | 1 + drivers/phy/samsung/phy-exynos2200-usbcon.c | 241 ++++++++++++++++++++ include/linux/soc/samsung/exynos-regs-pmu.h | 3 + 4 files changed, 258 insertions(+) create mode 100644 drivers/phy/samsung/phy-exynos2200-usbcon.c diff --git a/drivers/phy/samsung/Kconfig b/drivers/phy/samsung/Kconfig index f62285254..47e9b9926 100644 --- a/drivers/phy/samsung/Kconfig +++ b/drivers/phy/samsung/Kconfig @@ -90,6 +90,19 @@ config PHY_EXYNOS2200_SNPS_EUSB2 This driver provides PHY interface for eUSB 2.0 controller present on Exynos5 SoC series. +config PHY_EXYNOS2200_USBCON + tristate "Exynos2200 USBCON PHY driver" + depends on (ARCH_EXYNOS && OF) || COMPILE_TEST + depends on HAS_IOMEM + depends on USB_DWC3_EXYNOS + select GENERIC_PHY + select MFD_SYSCON + default y + help + Enable USBCON PHY support for Exynos2200 SoC. + This driver provides PHY interface for USB controller present + on Exynos2200 SoC. + config PHY_EXYNOS5_USBDRD tristate "Exynos5 SoC series USB DRD PHY driver" depends on (ARCH_EXYNOS && OF) || COMPILE_TEST diff --git a/drivers/phy/samsung/Makefile b/drivers/phy/samsung/Makefile index 90b84c7fc..f70e12ddf 100644 --- a/drivers/phy/samsung/Makefile +++ b/drivers/phy/samsung/Makefile @@ -15,5 +15,6 @@ phy-exynos-usb2-$(CONFIG_PHY_EXYNOS4X12_USB2) += phy-exynos4x12-usb2.o phy-exynos-usb2-$(CONFIG_PHY_EXYNOS5250_USB2) += phy-exynos5250-usb2.o phy-exynos-usb2-$(CONFIG_PHY_S5PV210_USB2) += phy-s5pv210-usb2.o obj-$(CONFIG_PHY_EXYNOS2200_SNPS_EUSB2) += phy-exynos2200-snps-eusb2.o +obj-$(CONFIG_PHY_EXYNOS2200_USBCON) += phy-exynos2200-usbcon.o obj-$(CONFIG_PHY_EXYNOS5_USBDRD) += phy-exynos5-usbdrd.o obj-$(CONFIG_PHY_EXYNOS5250_SATA) += phy-exynos5250-sata.o diff --git a/drivers/phy/samsung/phy-exynos2200-usbcon.c b/drivers/phy/samsung/phy-exynos2200-usbcon.c new file mode 100644 index 000000000..7968c9792 --- /dev/null +++ b/drivers/phy/samsung/phy-exynos2200-usbcon.c @@ -0,0 +1,241 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2025, Ivaylo Ivanov + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define EXYNOS2200_USBCON_LINKCTRL 0x4 +#define LINKCTRL_FORCE_QACT BIT(8) + +#define EXYNOS2200_USBCON_UTMI_CTRL 0x10 +#define UTMI_CTRL_FORCE_VBUSVALID BIT(1) +#define UTMI_CTRL_FORCE_BVALID BIT(0) + +#define EXYNOS2200_USBCON_LINK_CLKRST 0xc +#define LINK_CLKRST_SW_RST BIT(0) + +struct exynos2200_usbcon_phy_drvdata { + const char * const *clk_names; + int n_clks; + const char * const *regulator_names; + int n_regulators; + u32 pmu_offset_usbcon_phy; +}; + +struct exynos2200_usbcon_phy { + struct phy *phy; + void __iomem *base; + struct regmap *reg_pmu; + struct clk_bulk_data *clks; + const struct exynos2200_usbcon_phy_drvdata *drv_data; + u32 pmu_offset; + struct regulator_bulk_data *vregs; +}; + +static void exynos2200_usbcon_phy_isol(struct exynos2200_usbcon_phy *inst, + bool isolate) +{ + unsigned int val; + + if (!inst->reg_pmu) + return; + + val = isolate ? 0 : EXYNOS4_PHY_ENABLE; + + regmap_update_bits(inst->reg_pmu, inst->pmu_offset, + EXYNOS4_PHY_ENABLE, val); +} + +static void exynos2200_usbcon_phy_write_mask(void __iomem *base, u32 offset, + u32 mask, u32 val) +{ + u32 reg; + + reg = readl_relaxed(base + offset); + reg &= ~mask; + reg |= val & mask; + writel_relaxed(reg, base + offset); + + /* Ensure above write is completed */ + readl_relaxed(base + offset); +} + +static int exynos2200_usbcon_phy_init(struct phy *p) +{ + struct exynos2200_usbcon_phy *phy = phy_get_drvdata(p); + int ret; + + ret = regulator_bulk_enable(phy->drv_data->n_regulators, phy->vregs); + if (ret) + return ret; + + exynos2200_usbcon_phy_isol(phy, false); + + /* + * Disable HWACG (hardware auto clock gating control). This will force + * QACTIVE signal in Q-Channel interface to HIGH level, to make sure + * the PHY clock is not gated by the hardware. + */ + exynos2200_usbcon_phy_write_mask(phy->base, EXYNOS2200_USBCON_LINKCTRL, + LINKCTRL_FORCE_QACT, + LINKCTRL_FORCE_QACT); + + /* Reset Link */ + exynos2200_usbcon_phy_write_mask(phy->base, + EXYNOS2200_USBCON_LINK_CLKRST, + LINK_CLKRST_SW_RST, + LINK_CLKRST_SW_RST); + + fsleep(10); /* required after POR high */ + exynos2200_usbcon_phy_write_mask(phy->base, + EXYNOS2200_USBCON_LINK_CLKRST, + LINK_CLKRST_SW_RST, 0); + + exynos2200_usbcon_phy_write_mask(phy->base, + EXYNOS2200_USBCON_UTMI_CTRL, + UTMI_CTRL_FORCE_BVALID | + UTMI_CTRL_FORCE_VBUSVALID, + UTMI_CTRL_FORCE_BVALID | + UTMI_CTRL_FORCE_VBUSVALID); + + return 0; +} + +static int exynos2200_usbcon_phy_exit(struct phy *p) +{ + struct exynos2200_usbcon_phy *phy = phy_get_drvdata(p); + + exynos2200_usbcon_phy_isol(phy, true); + + regulator_bulk_disable(phy->drv_data->n_regulators, phy->vregs); + + return 0; +} + +static const struct phy_ops exynos2200_usbcon_phy_ops = { + .init = exynos2200_usbcon_phy_init, + .exit = exynos2200_usbcon_phy_exit, + .owner = THIS_MODULE, +}; + +static int exynos2200_usbcon_phy_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct exynos2200_usbcon_phy *phy; + const struct exynos2200_usbcon_phy_drvdata *drv_data; + struct phy_provider *phy_provider; + struct phy *generic_phy; + int ret; + + phy = devm_kzalloc(dev, sizeof(*phy), GFP_KERNEL); + if (!phy) + return -ENOMEM; + + drv_data = of_device_get_match_data(dev); + if (!drv_data) + return -EINVAL; + phy->drv_data = drv_data; + + phy->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(phy->base)) + return PTR_ERR(phy->base); + + phy->clks = devm_kcalloc(dev, drv_data->n_clks, + sizeof(*phy->clks), GFP_KERNEL); + if (!phy->clks) + return -ENOMEM; + + for (int i = 0; i < drv_data->n_clks; ++i) + phy->clks[i].id = drv_data->clk_names[i]; + + ret = devm_clk_bulk_get(dev, phy->drv_data->n_clks, + phy->clks); + if (ret) + return dev_err_probe(dev, ret, + "failed to get phy clock(s)\n"); + + phy->reg_pmu = syscon_regmap_lookup_by_phandle(dev->of_node, + "samsung,pmu-syscon"); + if (IS_ERR(phy->reg_pmu)) { + dev_err(dev, "Failed to lookup PMU regmap\n"); + return PTR_ERR(phy->reg_pmu); + } + + phy->pmu_offset = drv_data->pmu_offset_usbcon_phy; + phy->vregs = devm_kcalloc(dev, drv_data->n_regulators, + sizeof(*phy->vregs), GFP_KERNEL); + if (!phy->vregs) + return -ENOMEM; + regulator_bulk_set_supply_names(phy->vregs, + drv_data->regulator_names, + drv_data->n_regulators); + ret = devm_regulator_bulk_get(dev, drv_data->n_regulators, + phy->vregs); + if (ret) + return dev_err_probe(dev, ret, "failed to get regulators\n"); + + generic_phy = devm_phy_create(dev, NULL, &exynos2200_usbcon_phy_ops); + if (IS_ERR(generic_phy)) { + dev_err(dev, "failed to create phy %d\n", ret); + return PTR_ERR(generic_phy); + } + + dev_set_drvdata(dev, phy); + phy_set_drvdata(generic_phy, phy); + + phy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); + if (IS_ERR(phy_provider)) { + dev_err(dev, "failed to register phy provider\n"); + return PTR_ERR(phy_provider); + }; + + return 0; +} + +static const char * const exynos2200_clk_names[] = { + "apb", +}; + +static const char * const exynos2200_regulator_names[] = { + "vdd1p9", "vdd3", +}; + +static const struct exynos2200_usbcon_phy_drvdata exynos2200_usbcon_phy = { + .clk_names = exynos2200_clk_names, + .n_clks = ARRAY_SIZE(exynos2200_clk_names), + .pmu_offset_usbcon_phy = EXYNOS2200_PHY_CTRL_USB20, + .regulator_names = exynos2200_regulator_names, + .n_regulators = ARRAY_SIZE(exynos2200_regulator_names), +}; + +static const struct of_device_id exynos2200_usbcon_phy_of_match_table[] = { + { + .compatible = "samsung,exynos2200-usbcon-phy", + .data = &exynos2200_usbcon_phy, + }, { }, +}; +MODULE_DEVICE_TABLE(of, exynos2200_usbcon_phy_of_match_table); + +static struct platform_driver exynos2200_usbcon_phy_driver = { + .probe = exynos2200_usbcon_phy_probe, + .driver = { + .name = "exynos2200-usbcon-phy", + .of_match_table = exynos2200_usbcon_phy_of_match_table, + }, +}; + +module_platform_driver(exynos2200_usbcon_phy_driver); +MODULE_DESCRIPTION("Exynos2200 USBCON PHY driver"); +MODULE_LICENSE("GPL"); diff --git a/include/linux/soc/samsung/exynos-regs-pmu.h b/include/linux/soc/samsung/exynos-regs-pmu.h index ce1a3790d..b77187ba5 100644 --- a/include/linux/soc/samsung/exynos-regs-pmu.h +++ b/include/linux/soc/samsung/exynos-regs-pmu.h @@ -185,6 +185,9 @@ /* Only for S5Pv210 */ #define S5PV210_EINT_WAKEUP_MASK 0xC004 +/* Only for Exynos2200 */ +#define EXYNOS2200_PHY_CTRL_USB20 0x72C + /* Only for Exynos4210 */ #define S5P_CMU_CLKSTOP_LCD1_LOWPWR 0x1154 #define S5P_CMU_RESET_LCD1_LOWPWR 0x1174