From patchwork Thu Feb 20 23:29:57 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiaqi Yan X-Patchwork-Id: 13984609 Received: from mail-pj1-f74.google.com (mail-pj1-f74.google.com [209.85.216.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4167D267717 for ; Thu, 20 Feb 2025 23:30:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.74 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740094206; cv=none; b=grf0Zr7FuYw6O7ky4Z3Vz5OdJlgJVngOWy9C5rh8TWGy/KZnxseHPVesHDJhrSXKN899brrszEhhK93waGS36YzmlCjVcSKGLKvu1m3jWeXXp5bysVKxWylv9Kb2FwJQhRg+zmFRCiHKRcmEDxvCO2v7UFwwW/HyvewTwWLCrL8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740094206; c=relaxed/simple; bh=BcXcrtm0K01Xeqh58KAhFqHzuEUgX433PHRzOQkqfgI=; h=Date:Mime-Version:Message-ID:Subject:From:To:Cc:Content-Type; b=i6TfMmDMNtjNiGrWeTjjOn5ln2f7PDkvDWekiS2x8xUTF9D3Yx0pifn05Coh6y1YdOnL95wwCVLfjTHJOr8kFL1NAoeXkNfyoWVD9kMYFNXKUmN9el7YAYdjIpnc64COkysH5dQH0RO9S42LmZmHLYQdLzMZAcdoiZ/tuXDVWdk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--jiaqiyan.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=Eh2zgG4l; arc=none smtp.client-ip=209.85.216.74 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--jiaqiyan.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="Eh2zgG4l" Received: by mail-pj1-f74.google.com with SMTP id 98e67ed59e1d1-2fc43be27f8so5011521a91.1 for ; Thu, 20 Feb 2025 15:30:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1740094203; x=1740699003; darn=vger.kernel.org; h=cc:to:from:subject:message-id:mime-version:date:from:to:cc:subject :date:message-id:reply-to; bh=16mDfwgtMHX4C5Bzktye9hLGYxEoL74KODcm/rd0Vtg=; b=Eh2zgG4lz9nkqxhELlaezmKujsyA53CrNzHnJPJ/hPUtSpyiN6MWGE3rPixosn7/a2 0Tm/xJA2HCmrcCD7Y11yZczOXQpogcd2IoIOCUneZcTs2TxtaH//GDgXZgFhgqGHdpjv WbHrJSndQIHvcL0Ldktxl+8jVeFF3Zc5GFxqSAE03ctrKVVfu/z45M/jrW3114oCqiOq erFN/a5a5wZwoKqRsBfTuJN/67kElZsVLcOEgq/jEf8lCNB87dcEfarZ90mPt2Px2xpr fFCXX2WBS4JEgwpEoqJaow/EPMMlBtJvBOD6zkGczg3iZzHlncevZw7QULUAQ2Kb85U3 gN0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740094203; x=1740699003; h=cc:to:from:subject:message-id:mime-version:date:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=16mDfwgtMHX4C5Bzktye9hLGYxEoL74KODcm/rd0Vtg=; b=SLyqz+pdGPz92okOfOeBtr0NfE9yJI1NsIemxpP4lfcpFamdTilf8raPhEFfpfp1Oh o6xPwQ1tXbUr35zWu83P6l8nIlKtgcKzv2oQ+r2UDUr23VxazQplOQI69mOtBY07Xdw4 zRwU9v3K0jsoApS1YF8bymTW5Jy4Nh6OxHR/9a0LJ9+WcDrCkCa4t6ldsmUPbA5HgIdg 6vs+Q3SsRlXBbFQ6k3DkwzsxUyN7xqKEHJh3qmOwhUOuoUIy30Jdu4kEZiReFeQdTH3G RawUfflrQv7dUtewykCeywqs4GUX/P97pacjGojiFC7FSU3h5vvFb2gizqwfsK5jRH/V NNDg== X-Forwarded-Encrypted: i=1; AJvYcCXllqVcOapyZ0eWhIwEgOaQ2x4jutmdSOYyBLnMLBmf4pI3pqOlTrAoXS4WOxG+bw8ZcxI=@vger.kernel.org X-Gm-Message-State: AOJu0Yygyw5A2YT+0Xcyvw0DPK2+F0m40LEDOMXRWoUQn+vLsnCGpVq0 8Uk2JZiSAGs2FDnfdzC5rxySMlP3BN52C3hWNLxNQygQ60rWDh9ZeaVGMOonTtijuh7wdT6NHCT rYgsC0PKdFQ== X-Google-Smtp-Source: AGHT+IE0UCb7fstOq8GvjQmovtZG7N52pSWA/eoj0xYpz/TJAddrAEm6ZQs55YbiR88DnJaYKlzvY93re7M0jA== X-Received: from pjg5.prod.google.com ([2002:a17:90b:3f45:b0:2ef:d136:17fc]) (user=jiaqiyan job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:3ece:b0:2ee:6d04:9dac with SMTP id 98e67ed59e1d1-2fce7b3e506mr1466909a91.32.1740094203403; Thu, 20 Feb 2025 15:30:03 -0800 (PST) Date: Thu, 20 Feb 2025 23:29:57 +0000 Precedence: bulk X-Mailing-List: kvm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 X-Mailer: git-send-email 2.48.1.658.g4767266eb4-goog Message-ID: <20250220232959.247600-1-jiaqiyan@google.com> Subject: [RFC PATCH v3 1/3] KVM: arm64: SIGBUS VMM for SEA guest abort From: Jiaqi Yan To: maz@kernel.org, oliver.upton@linux.dev Cc: joey.gouly@arm.com, suzuki.poulose@arm.com, yuzenghui@huawei.com, catalin.marinas@arm.com, will@kernel.org, pbonzini@redhat.com, corbet@lwn.net, kvm@vger.kernel.org, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, duenwen@google.com, rananta@google.com, jthoughton@google.com, Jiaqi Yan When APEI is unable claim or handles synchronous external abort (SEA) today KVM handles SEA for guest by injecting an async SError into the guest directly, bypassing VMM, usually results in guest kernel panic. One major situation of guest SEA is when vCPU consumes uncorrectable memory error on the physical memory. Although SError and guest kernel panic effectively stops the propagation of corrupted memory, it is not easy for VMM and guest to recover from memory error in a more graceful manner. This patch teaches KVM to send a SIGBUS BUS_OBJERR to VMM/vCPU, like how core kernel signals SIGBUS BUS_OBJERR to a gernal poison consuming userspace thread when APEI is unable to claim the SEA. In addition to the benifit that KVM's handling for SEA becomes aligned with core kernel's behavior: - VMM can inject SEA to guest. Compared to SError, the blast radius in VM is possible to be limited to only the consuming thread in guest, instead of the entire guest kernel (unless the poison consumption is from guest kernel). - VMM usually tracks the poisoned guest pages. Together with [1], if guest consumes again the already poisoned guest pages, VMM can protect itself and the host by stopping the consumption at software level, by intercepting guest's access to poisoned pages, and again injecting SEA to guest. KVM now handles SEA as follows: 1. Delegate to APEI and GHES to see if SEA can be claimed by them. 2. If APEI failed to claim the SEA, send current thread (i.e. VMM in EL0) a si_code=BUS_OBJERR SIGBUS signal. If the DIMM error's physical address is available from FAR_EL2, si_addr will be the DIMM error's host virtual address in VMM/vCPU's memory space. Tested on a machine running Siryn AmpereOne processor. A dummy application in VM allocated some memory buffer. The test used EINJ to inject an uncorrectable recoverable memory error at a page in the allocated memory buffer. The dummy application then consumed the memory error. Some hack was done to make core kernel's memory_failure triggered by poison generation to fail, so KVM had to deal with the SEA guest abort due to poison consumption. vCPU thread in VMM received SIGBUS BUS_OBJERR with valid host virtual address of the poisoned page. VMM then injected a SEA into guest using KVM_SET_VCPU_EVENTS with ext_dabt_pending=1. At last the dummy application in guest was killed by SIGBUS BUS_OBJERR, while the guest survived and continued to run. [1] https://lpc.events/event/18/contributions/1757/attachments/1442/3073/LPC_%20KVM%20Userfault.pdf Changelog RFC V3 -> RFC v2 - SEA or ECC error at all levels of TTW can be handled by SIGBUS EL0, and no case to inject SError to guest anymore. - move #include from kvm_ras.h to kvm_ras.c. RFC v2 -> RFC v1 - reword commit msg - drop unused parameters from kvm_delegate_guest_sea - remove KVM_CAP_ARM_SIGBUS_ON_SEA and its opt in code - set FnV bit in vcpu's ESR_ELx if host ESR_EL2's FnV is set - add documentation for this new SIGBUS feature Signed-off-by: Jiaqi Yan --- arch/arm64/include/asm/kvm_ras.h | 29 +++++++------- arch/arm64/kvm/Makefile | 2 +- arch/arm64/kvm/kvm_ras.c | 65 ++++++++++++++++++++++++++++++++ arch/arm64/kvm/mmu.c | 8 +--- 4 files changed, 83 insertions(+), 21 deletions(-) create mode 100644 arch/arm64/kvm/kvm_ras.c diff --git a/arch/arm64/include/asm/kvm_ras.h b/arch/arm64/include/asm/kvm_ras.h index 87e10d9a635b5..bacae54013b4e 100644 --- a/arch/arm64/include/asm/kvm_ras.h +++ b/arch/arm64/include/asm/kvm_ras.h @@ -4,22 +4,25 @@ #ifndef __ARM64_KVM_RAS_H__ #define __ARM64_KVM_RAS_H__ -#include -#include -#include - -#include +#include /* - * Was this synchronous external abort a RAS notification? - * Returns '0' for errors handled by some RAS subsystem, or -ENOENT. + * For synchrnous external abort taken to KVM at EL2, not on translation + * table walk or hardware update of translation table, is FAR_EL2 valid? */ -static inline int kvm_handle_guest_sea(phys_addr_t addr, u64 esr) -{ - /* apei_claim_sea(NULL) expects to mask interrupts itself */ - lockdep_assert_irqs_enabled(); +bool kvm_vcpu_sea_far_valid(const struct kvm_vcpu *vcpu); - return apei_claim_sea(NULL); -} +/* + * Handle synchronous external abort (SEA) in the following order: + * 1. Delegate to APEI/GHES to see if they can claim SEA. If so, all done. + * 2. Send SIGBUS to current with si_code=BUS_OBJERR and si_addr set to + * the poisoned host virtual address. When accurate HVA is unavailable, + * si_addr will be 0. + * + * Note this applies to both instruction and data abort (ESR_ELx_EC_IABT_* + * and ESR_ELx_EC_DABT_*). As the name suggests, KVM must be taking the SEA + * when calling into this function, e.g. kvm_vcpu_abt_issea == true. + */ +void kvm_handle_guest_sea(struct kvm_vcpu *vcpu); #endif /* __ARM64_KVM_RAS_H__ */ diff --git a/arch/arm64/kvm/Makefile b/arch/arm64/kvm/Makefile index 3cf7adb2b5038..c4a3a6d4870e6 100644 --- a/arch/arm64/kvm/Makefile +++ b/arch/arm64/kvm/Makefile @@ -23,7 +23,7 @@ kvm-y += arm.o mmu.o mmio.o psci.o hypercalls.o pvtime.o \ vgic/vgic-v3.o vgic/vgic-v4.o \ vgic/vgic-mmio.o vgic/vgic-mmio-v2.o \ vgic/vgic-mmio-v3.o vgic/vgic-kvm-device.o \ - vgic/vgic-its.o vgic/vgic-debug.o + vgic/vgic-its.o vgic/vgic-debug.o kvm_ras.o kvm-$(CONFIG_HW_PERF_EVENTS) += pmu-emul.o pmu.o kvm-$(CONFIG_ARM64_PTR_AUTH) += pauth.o diff --git a/arch/arm64/kvm/kvm_ras.c b/arch/arm64/kvm/kvm_ras.c new file mode 100644 index 0000000000000..47531ed378910 --- /dev/null +++ b/arch/arm64/kvm/kvm_ras.c @@ -0,0 +1,65 @@ +// SPDX-License-Identifier: GPL-2.0-only + +#include +#include + +#include +#include +#include +#include + +bool kvm_vcpu_sea_far_valid(const struct kvm_vcpu *vcpu) +{ + /* + * FnV is valid only for Data/Instruction aborts and if DFSC/IFSC + * is ESR_ELx_FSC_EXTABT(0b010000). + */ + if (kvm_vcpu_trap_get_fault(vcpu) == ESR_ELx_FSC_EXTABT) + return !(vcpu->arch.fault.esr_el2 & ESR_ELx_FnV); + + /* Other exception classes or aborts don't care about FnV field. */ + return true; +} + +/* + * Was this synchronous external abort a RAS notification? + * Returns '0' for errors handled by some RAS subsystem, or -ENOENT. + */ +static int kvm_delegate_guest_sea(void) +{ + /* apei_claim_sea(NULL) expects to mask interrupts itself */ + lockdep_assert_irqs_enabled(); + return apei_claim_sea(NULL); +} + +void kvm_handle_guest_sea(struct kvm_vcpu *vcpu) +{ + int idx; + u64 vcpu_esr = kvm_vcpu_get_esr(vcpu); + phys_addr_t fault_ipa = kvm_vcpu_get_fault_ipa(vcpu); + gfn_t gfn = fault_ipa >> PAGE_SHIFT; + unsigned long hva = 0UL; + + /* + * For RAS the host kernel may handle this abort. + * There is no need to SIGBUS VMM, or pass the error into the guest. + */ + if (kvm_delegate_guest_sea() == 0) + return; + + if (kvm_vcpu_sea_far_valid(vcpu)) { + idx = srcu_read_lock(&vcpu->kvm->srcu); + hva = gfn_to_hva(vcpu->kvm, gfn); + srcu_read_unlock(&vcpu->kvm->srcu, idx); + } + + /* + * When FAR is not valid, or GFN to HVA translation failed, send 0 + * as si_addr like what do_sea() does. + */ + if (kvm_is_error_hva(hva)) + hva = 0UL; + + arm64_notify_die("synchronous external abort", + current_pt_regs(), SIGBUS, BUS_OBJERR, hva, vcpu_esr); +} diff --git a/arch/arm64/kvm/mmu.c b/arch/arm64/kvm/mmu.c index 1f55b0c7b11d9..ef6127d0bf24f 100644 --- a/arch/arm64/kvm/mmu.c +++ b/arch/arm64/kvm/mmu.c @@ -1808,13 +1808,7 @@ int kvm_handle_guest_abort(struct kvm_vcpu *vcpu) /* Synchronous External Abort? */ if (kvm_vcpu_abt_issea(vcpu)) { - /* - * For RAS the host kernel may handle this abort. - * There is no need to pass the error into the guest. - */ - if (kvm_handle_guest_sea(fault_ipa, kvm_vcpu_get_esr(vcpu))) - kvm_inject_vabt(vcpu); - + kvm_handle_guest_sea(vcpu); return 1; } From patchwork Thu Feb 20 23:29:58 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiaqi Yan X-Patchwork-Id: 13984610 Received: from mail-pj1-f73.google.com (mail-pj1-f73.google.com [209.85.216.73]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4ED9C267B00 for ; Thu, 20 Feb 2025 23:30:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.73 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740094207; cv=none; b=pvwsRo5e1f7ktnEV2OJQCcUREQu2FJ+VpXZbQClrCwPQDF3ZGgitETfhcfDifqg/UtJ/Dg22bhzcMq1qFWITMYtMKSjnminaXe33znkUwtNXsUde6G5XPnysew2fxoru5fYn4j/yZ+4g+qRxdmbx3jYJFPitlSB3V1cuH9ElCuw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740094207; c=relaxed/simple; bh=Fq8ncCchsrCrQKzLlD/2bWJsivf8RZKsUMKlivyOCis=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=Z6khakHCRW4yDFlQ6rm1sKohl/I/bpLxmidSdK8zHlNn3aTvu+iL7ZOD1bnwgnjgWlGvy9zWInm6HP2Xf+TtqnmxkTuBbeND1rlovxiUVA15e950MYbbHHqPLQMqyg8xXXM0heDR/M2xluACU8uqX0hl7AHf0gQgmqCFe8zJq90= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--jiaqiyan.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=G2dqq6Kp; arc=none smtp.client-ip=209.85.216.73 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--jiaqiyan.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="G2dqq6Kp" Received: by mail-pj1-f73.google.com with SMTP id 98e67ed59e1d1-2fc1e7efdffso4843019a91.0 for ; Thu, 20 Feb 2025 15:30:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1740094205; x=1740699005; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=GWRXbppsiEDXYIZyPawrnpzOZz1QBOlzbaekCOtPmh4=; b=G2dqq6KpID2lHOI9enGwIclsha+QLdenLhKYcW6u/emKZoy/JTDWAVFNCvt5q0o5bH blKt1ihzrwCAFi0avFohtePC7BeoJNjtvuo6YVTN+2bwU5lnISE4tmWaNVmSVY2QQNLm bqt/UEMzCOl5UDk/TzkpHeVsHk0q/+1aVOm5B640TEMKR09xZGzS/0SpA6HvjJ6OJHl2 thwnWeuivK9V1xAgtEmRdMeE3E6pW4jWM3Z68nBs/KqzeUcXUWQ6pkp6YVaL6l9Dp/Xt qhKQUoSBrZ5z+IxuGw9w0+rTlzNNh3eviao2M/yB6nekL2iChihDJRp5YHu3pzokr3j0 Gb0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740094205; x=1740699005; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=GWRXbppsiEDXYIZyPawrnpzOZz1QBOlzbaekCOtPmh4=; b=gnSoBaNNHq2WgT7K21RzRfjL705cUnbGJxUwVehikJRs2ILRtc7/6IMNCdvUjk8L1t 5VvKR2XQnvzmGkzhRnQuXLIKQOP+fPEZb9xjO1cXtYDevcA4h9PfQU5vxmdqClew71mP 6XXwdSOuVUEOnUUWuWb22VEe1ZOuQ2/V2wAXC7n7qEsHWMI2eoRRV9mkdXDUcCdah9Lk o7tWX9sq8lS3EOaTAtcaOQtT3pPdDpDj9ckl2kDJC1DQ28gLvIJnAro4MUbh8YUmJYZ5 QF4fGrrxI1G6v3BEUvXCgC5WhI+sSi9i1dOJaTfqdLHO2vQxOawgIuWv0aQbQCseunBk qRjg== X-Forwarded-Encrypted: i=1; AJvYcCXM/QPGvin2m9QXM49WEtz9+Fnc17o0nuOfwO4hCN8gq3nKJH8+X7+AB92JN8StEiRFJZc=@vger.kernel.org X-Gm-Message-State: AOJu0YwhLXCLPQRVtnyC1SefGKPG7vLA/1AadNekTlC5Q3QClcm113IO UkGSG5QfTk799lTiqBgTfFcOtJBYoStseLkufenvGFpVimE7Kzab4X5TcZHRoRuwVMLJSBvTTvG R8GDoi2MH4w== X-Google-Smtp-Source: AGHT+IEJgmi64wdMWyANqEO34cKSZI9Wuz5tHq4A/owmtalUI629cLYAyrOiwBDklXhEIDQhnrCFWifbpOyeVA== X-Received: from pjz8.prod.google.com ([2002:a17:90b:56c8:b0:2fc:c98:ea47]) (user=jiaqiyan job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:2590:b0:2ee:df70:1ff3 with SMTP id 98e67ed59e1d1-2fce75e1b18mr2115049a91.0.1740094205662; Thu, 20 Feb 2025 15:30:05 -0800 (PST) Date: Thu, 20 Feb 2025 23:29:58 +0000 In-Reply-To: <20250220232959.247600-1-jiaqiyan@google.com> Precedence: bulk X-Mailing-List: kvm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250220232959.247600-1-jiaqiyan@google.com> X-Mailer: git-send-email 2.48.1.658.g4767266eb4-goog Message-ID: <20250220232959.247600-2-jiaqiyan@google.com> Subject: [RFC PATCH v3 2/3] KVM: arm64: set FnV in vcpu's ESR_ELx when host FAR_EL2 is invalid From: Jiaqi Yan To: maz@kernel.org, oliver.upton@linux.dev Cc: joey.gouly@arm.com, suzuki.poulose@arm.com, yuzenghui@huawei.com, catalin.marinas@arm.com, will@kernel.org, pbonzini@redhat.com, corbet@lwn.net, kvm@vger.kernel.org, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, duenwen@google.com, rananta@google.com, jthoughton@google.com, Jiaqi Yan Certain microarchitectures (e.g. Neoverse V2) do not keep track of the faulting address for a memory load that consumes poisoned data and results in a synchronous external abort (SEA). This means the poisoned guest physical address is unavailable when KVM handles such SEA in EL2, and FAR_EL2 just holds a garbage value. KVM sends SIGBUS to interrupt VMM/vCPU but the si_addr will be zero. In case VMM later asks KVM to synchronously inject a SEA into the guest, KVM should set FnV bit - in vcpu's ESR_EL1 to let guest kernel know that FAR_EL1 is invalid and holds garbage value - in vcpu's ESR_EL2 to let nested virtualization know that FAR_EL2 is invalid and holds garbage value Signed-off-by: Jiaqi Yan --- arch/arm64/kvm/inject_fault.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/kvm/inject_fault.c b/arch/arm64/kvm/inject_fault.c index a640e839848e6..2b01b331a4879 100644 --- a/arch/arm64/kvm/inject_fault.c +++ b/arch/arm64/kvm/inject_fault.c @@ -13,6 +13,7 @@ #include #include #include +#include #include static void pend_sync_exception(struct kvm_vcpu *vcpu) @@ -81,6 +82,9 @@ static void inject_abt64(struct kvm_vcpu *vcpu, bool is_iabt, unsigned long addr if (!is_iabt) esr |= ESR_ELx_EC_DABT_LOW << ESR_ELx_EC_SHIFT; + if (!kvm_vcpu_sea_far_valid(vcpu)) + esr |= ESR_ELx_FnV; + esr |= ESR_ELx_FSC_EXTABT; if (match_target_el(vcpu, unpack_vcpu_flag(EXCEPT_AA64_EL1_SYNC))) { From patchwork Thu Feb 20 23:29:59 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiaqi Yan X-Patchwork-Id: 13984611 Received: from mail-pj1-f74.google.com (mail-pj1-f74.google.com [209.85.216.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 81717267B7C for ; Thu, 20 Feb 2025 23:30:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.74 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740094210; cv=none; b=ckATTxhkwURozar/o60VKkS1dV9N1Wg3fzKTkGt33cq2kXfl32xbEmH8WFGfDdvQRDyfW9BVa+ljRfWZuwrTcit6S21UaNASvj4moTbts1fLDhDOr9RBf8Qs21prRyNyCADqVq6loAh+4BVBNGA/Qw7GcMWshHMRRN3IV+pOuoY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740094210; c=relaxed/simple; bh=mWRk++/bQqQgZy4LEk1jYBf4PCsHJwDN0tHvqsBCXpE=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=NQGAlkOFPDTycffZUvuFQGMdGM1wzzxZz/lbFanotQ/bBSo+Q7rI3C3KSCf4DB1RxKFoHgj8tlmGHBVrnHWk3MF/zbJqDp/1X/SCyOWQizlwjRcTzuDnXMs8bE/Mdr8BhdYyFjVLKRg7SgF1mBRM9Xipj11LqHCLyMIoihmHXxo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--jiaqiyan.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=Ia1GbXzP; arc=none smtp.client-ip=209.85.216.74 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--jiaqiyan.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="Ia1GbXzP" Received: by mail-pj1-f74.google.com with SMTP id 98e67ed59e1d1-2fc2fee4425so5046271a91.0 for ; Thu, 20 Feb 2025 15:30:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1740094208; x=1740699008; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=tZY+qAPOicOUq8p2LK8IeikgixBi4lx8HxmpqAWAHnA=; b=Ia1GbXzPQkYnqpRUXSv00oTDw1Z7TgorBuB+rDKsg1oze0neVXL2viJKZ2dBHked1B V3mTwNaHRbCAunS3QCnIBBhUU956LuCx3mvXASnU7I5bBnB8mkv+HsyajH6byxy8lrHQ fee2gzxtqPAjiI7gXaayG61JNHDp4ZS9yNs8AIe0qY6Y8FgHAzo4kwuZOyUy+qhSqgSx rkxkjg663mNrRv9mtirtTjPFOv2M6Unhh4+wISteBqs6C6MOwJ+eusSSLgOSM6LRE7mY NvAQqckkCjmV9ESOAZwA7hemitwXpT17Uwisyjy9agxmgNhTUXXALMrwal4Ah2hxigGQ 2Hww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740094208; x=1740699008; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=tZY+qAPOicOUq8p2LK8IeikgixBi4lx8HxmpqAWAHnA=; b=SNxadWpBZctj2LsZOSn6tK0j4qEO5NccJhjlMvSuvd7azBuV4DacmtjerNKCupBCjc 4FMbrM9yvNRjZOeGGHIfMJ3AX2XGNCHnOAgWOubdNEOIKZJD54eAI1f4AqmRqqVzeymG SRTafrMiNPoEapn9rPxIqHTLoWfVEKnhyegjVwmNC5sEXMcioW5TZhxK1QtVbqZ8vD8w uT4PkOsva5qsKlFfHEhMrNDXDD4fOYppXhPPQd1sEni2bWbaY37wkKyhEfyXIqdjK0Gn fCkWa1NqIPKNm4hHe+A6qnKhOqYqdV97Z60dS0fKCGdb4P9ifOaI2eKkCowviGXFYYRs qbTQ== X-Forwarded-Encrypted: i=1; AJvYcCWyFi52x56QwQjCNUctjF8U+XqQPhemBBRcTtnJjtSmrB9B/tUiyjKQJ6+6JZrGIACDUwA=@vger.kernel.org X-Gm-Message-State: AOJu0Yz54AnrcNSmA3X5f0uvFjwXFz1rAlEKB7A/OmMy9ilfkYiJYo/a Yfn7jB3LCwt0zOhQ7420lZGpQOH7Br5QgD/E5eC59CiiIzd/BYfWuO0EjJ4+DlEgv8ccyO4flF5 Xk1n++0l6pQ== X-Google-Smtp-Source: AGHT+IEBaG/uVrgEVEadJS5uoF6GF3zEvxqFSthLZ+KCQQjV/E6qlAa7wWQxBxQYuGn6ZWD8KVd4x5+IgTERjw== X-Received: from pjbpt3.prod.google.com ([2002:a17:90b:3d03:b0:2fc:13d6:b4cb]) (user=jiaqiyan job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:2e4f:b0:2fc:b40:339a with SMTP id 98e67ed59e1d1-2fce78a95d5mr1872440a91.10.1740094207918; Thu, 20 Feb 2025 15:30:07 -0800 (PST) Date: Thu, 20 Feb 2025 23:29:59 +0000 In-Reply-To: <20250220232959.247600-1-jiaqiyan@google.com> Precedence: bulk X-Mailing-List: kvm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250220232959.247600-1-jiaqiyan@google.com> X-Mailer: git-send-email 2.48.1.658.g4767266eb4-goog Message-ID: <20250220232959.247600-3-jiaqiyan@google.com> Subject: [RFC PATCH v3 3/3] Documentation: kvm: new UAPI when arm64 guest consumes UER From: Jiaqi Yan To: maz@kernel.org, oliver.upton@linux.dev Cc: joey.gouly@arm.com, suzuki.poulose@arm.com, yuzenghui@huawei.com, catalin.marinas@arm.com, will@kernel.org, pbonzini@redhat.com, corbet@lwn.net, kvm@vger.kernel.org, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, duenwen@google.com, rananta@google.com, jthoughton@google.com, Jiaqi Yan Add the documentation for new UAPI when guest consumes uncorrectable but recoverable memory error (UER). This new UAPI enables userspace to inject SEA into the guest. Tested: make htmldocs and proofreading Signed-off-by: Jiaqi Yan --- Documentation/virt/kvm/api.rst | 38 +++++++++++++++++++++++++++------- 1 file changed, 31 insertions(+), 7 deletions(-) diff --git a/Documentation/virt/kvm/api.rst b/Documentation/virt/kvm/api.rst index 2b52eb77e29cb..20c7049508484 100644 --- a/Documentation/virt/kvm/api.rst +++ b/Documentation/virt/kvm/api.rst @@ -1288,16 +1288,40 @@ ARM64: User space may need to inject several types of events to the guest. +Inject SError +~~~~~~~~~~~~~ + Set the pending SError exception state for this VCPU. It is not possible to 'cancel' an Serror that has been made pending. -If the guest performed an access to I/O memory which could not be handled by -userspace, for example because of missing instruction syndrome decode -information or because there is no device mapped at the accessed IPA, then -userspace can ask the kernel to inject an external abort using the address -from the exiting fault on the VCPU. It is a programming error to set -ext_dabt_pending after an exit which was not either KVM_EXIT_MMIO or -KVM_EXIT_ARM_NISV. This feature is only available if the system supports +Inject SEA +~~~~~~~~~~ + +- If the guest performed an access to I/O memory which could not be handled by + userspace, for example because of missing instruction syndrome decode + information or because there is no device mapped at the accessed IPA, then + userspace can ask the kernel to inject an external abort using the address + from the exiting fault on the VCPU. + +- If the guest consumed an uncorrectable memory error, and RAS extension in + Trusted Firmware choosed to notify PE with SEA, KVM and core kernel may have + to handle the memory poison consumption when host APEI was unable to claim + the SEA. For the following type of faults, KVM sends SIGBUS to current thread + (i.e. VMM in EL0) with si_code=BUS_OBJERR: + + - Synchronous external abort + + - Synchronous parity or ECC error on memory access + + If the memory error's physical address is available, si_addr will be the + error's host virtual address in VM's memory space; otherwise si_addr is zero. + When userspace vCPU thread is interrupted by such SIGBUS, it can ask KVM to + replay an external abort into guest. + +It is a programming error to set ext_dabt_pending after an exit which was not +KVM_EXIT_MMIO, not KVM_EXIT_ARM_NISV, and not interrupted by BUS_OBJERR SIGBUS. + +This feature is only available if the system supports KVM_CAP_ARM_INJECT_EXT_DABT. This is a helper which provides commonality in how userspace reports accesses for the above cases to guests, across different userspace implementations. Nevertheless, userspace can still emulate all Arm