From patchwork Fri Mar 14 07:32:27 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?THUgVGFuZyAo5rGk55KQKQ==?= X-Patchwork-Id: 14016392 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E7FA0C282EC for ; Fri, 14 Mar 2025 07:58:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=zzDRu+hb/QXfno0Yz4OFCqUyJDkPo/hMuBDb0U62RbI=; b=aN0/bZcE84FZ/MWStcqZd9OCM/ 7vED75R2N6C4T8CAlcyW3xwtkXnSTypH5R2qlF+djkkiED4WaOpbiVraQckzdeDF0rxUtChTSw0il eqrpK6WzLbBsBMC3njWXKgm0G1eCrbA53G+0ZLLFIafI2yGzhq9R69JESqua2eyJsDe4EI87ZYlRI 6Q4ZXaybbMR9bPeKBPm65r2XSfJ7BHYn0dZI4Urmj4JzCEXF4+irTygXix1fGX+yIoFISkSpDMfBv AZnGDYU19c/mHnYXkMQNMyQRHw4rV3T7jxRXgB8sjAgN5/OkhJBVIxOTvZJv1B4NFnpCrRjsoSU7f aWp61KDg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tszwD-0000000DN6E-3QIx; Fri, 14 Mar 2025 07:58:37 +0000 Received: from [216.200.240.185] (helo=mailgw02.mediatek.com) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tszt0-0000000DMVT-4BRV; Fri, 14 Mar 2025 07:55:20 +0000 X-UUID: a984f2a200a911f0a1e849db4cc18d44-20250314 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=zzDRu+hb/QXfno0Yz4OFCqUyJDkPo/hMuBDb0U62RbI=; b=QD+Qt+mOfcYqdd1+e0VLeMwMu4v9koYEFMv39NS/Yy0FmTAt1G3XxePxG2a8VepWL8yONjaJy9FIjSnptSJaLed5T+K++9hg/wwKqIMUzbkmzFeEa9MKlb++t5OQP4qHIED+UK9HqFXIgn3WcspcdfevfJfliuPsVTEegLFirZ4=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.2.1,REQID:13586d2a-e952-4833-91d1-0e16c682c0a1,IP:0,UR L:0,TC:0,Content:-5,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:-5 X-CID-META: VersionHash:0ef645f,CLOUDID:58bf55c6-16da-468a-87f7-8ca8d6b3b9f7,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|50,EDM:-3 ,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV :0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: a984f2a200a911f0a1e849db4cc18d44-20250314 Received: from mtkmbs13n1.mediatek.inc [(172.21.101.193)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1600744496; Fri, 14 Mar 2025 00:55:14 -0700 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.28; Fri, 14 Mar 2025 15:55:11 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.28 via Frontend Transport; Fri, 14 Mar 2025 15:55:10 +0800 From: Lu.Tang To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dmitry Torokhov , Lee Jones , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang , Linus Walleij , Liam Girdwood , Mark Brown , Stephen Boyd , Chen Zhong , Sen Chu CC: , , , , , , , , Lu.Tang Subject: [PATCH 1/5] pmic: mediatek: Add pmic auxadc driver Date: Fri, 14 Mar 2025 15:32:27 +0800 Message-ID: <20250314073307.25092-2-Lu.Tang@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250314073307.25092-1-Lu.Tang@mediatek.com> References: <20250314073307.25092-1-Lu.Tang@mediatek.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250314_005519_051404_25A758FC X-CRM114-Status: GOOD ( 26.19 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: "Lu.Tang" Add pmic mt6363 and mt6373 auxadc driver Signed-off-by: Lu Tang --- drivers/iio/adc/Kconfig | 10 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/mtk-spmi-pmic-adc.c | 576 ++++++++++++++++++++++++++++ 3 files changed, 587 insertions(+) create mode 100644 drivers/iio/adc/mtk-spmi-pmic-adc.c diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 27413516216c..7c4b5f8f7209 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -1039,6 +1039,16 @@ config MEDIATEK_MT6577_AUXADC This driver can also be built as a module. If so, the module will be called mt6577_auxadc. +config MEDIATEK_SPMI_PMIC_ADC + tristate "MediaTek SPMI PMIC ADC Support" + depends on MFD_MTK_SPMI_PMIC + help + Say yes here to enable support for MediaTek SPMI PMIC ADC. + The driver supports multiple channels read. + + This driver can also be built as a module. If so, the module will be + called mtk-spmi-pmic-adc. + config MEN_Z188_ADC tristate "MEN 16z188 ADC IP Core support" depends on MCB diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index 9f26d5eca822..b3224abea040 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -91,6 +91,7 @@ obj-$(CONFIG_MEDIATEK_MT6359_AUXADC) += mt6359-auxadc.o obj-$(CONFIG_MEDIATEK_MT6360_ADC) += mt6360-adc.o obj-$(CONFIG_MEDIATEK_MT6370_ADC) += mt6370-adc.o obj-$(CONFIG_MEDIATEK_MT6577_AUXADC) += mt6577_auxadc.o +obj-$(CONFIG_MEDIATEK_SPMI_PMIC_ADC) += mtk-spmi-pmic-adc.o obj-$(CONFIG_MEN_Z188_ADC) += men_z188_adc.o obj-$(CONFIG_MESON_SARADC) += meson_saradc.o obj-$(CONFIG_MP2629_ADC) += mp2629_adc.o diff --git a/drivers/iio/adc/mtk-spmi-pmic-adc.c b/drivers/iio/adc/mtk-spmi-pmic-adc.c new file mode 100644 index 000000000000..61e062bc8cf5 --- /dev/null +++ b/drivers/iio/adc/mtk-spmi-pmic-adc.c @@ -0,0 +1,576 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2024 MediaTek Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#define AUXADC_RDY_BIT BIT(15) + +#define AUXADC_DEF_R_RATIO 1 +#define AUXADC_DEF_AVG_NUM 32 + +#define AUXADC_AVG_TIME_US 10 +#define AUXADC_POLL_DELAY_US 100 +#define AUXADC_TIMEOUT_US 32000 +#define VOLT_FULL 1840 + +#define IMP_VOLT_FULL 18400 +#define IMIX_R_MIN_MOHM 100 +#define IMIX_R_CALI_CNT 2 + +#define EXT_THR_PURES_SHIFT 3 +#define EXT_THR_SEL_MASK 0x1F + +#define DT_CHANNEL_CONVERT(val) ((val) & 0xFF) +#define DT_PURES_CONVERT(val) (((val) & 0xFF00) >> 8) + +struct pmic_adc_device { + struct device *dev; + struct regmap *regmap; + struct mutex lock; + struct iio_chan_spec *iio_chans; + unsigned int nchannels; + const struct auxadc_info *info; + struct regulator *isink_load; + int imix_r; + int imp_curr; + int pre_uisoc; +}; + +static struct pmic_adc_device *imix_r_dev; + +/* + * @ch_name: HW channel name + * @res: ADC resolution + * @r_ratio: resistance ratio, represented by r_ratio[0] / r_ratio[1] + * @avg_num: sampling times of AUXADC measurements then average it + * @regs: request and data output registers for this channel + */ +struct auxadc_channels { + enum iio_chan_type type; + long info_mask; + /* AUXADC channel attribute */ + const char *ch_name; + unsigned char res; + unsigned char r_ratio[2]; + unsigned short avg_num; + const struct auxadc_regs *regs; +}; + +#define AUXADC_CHANNEL(_ch_name, _res) \ + [AUXADC_##_ch_name] = { \ + .type = IIO_VOLTAGE, \ + .info_mask = BIT(IIO_CHAN_INFO_RAW) | \ + BIT(IIO_CHAN_INFO_PROCESSED), \ + .ch_name = __stringify(_ch_name), \ + .res = _res, \ + } + +/* + * The array represents all possible AUXADC channels found + * in the supported PMICs. + */ +static struct auxadc_channels auxadc_chans[] = { + AUXADC_CHANNEL(BATADC, 15), + AUXADC_CHANNEL(VCDT, 12), + AUXADC_CHANNEL(BAT_TEMP, 12), + AUXADC_CHANNEL(CHIP_TEMP, 12), + AUXADC_CHANNEL(VCORE_TEMP, 12), + AUXADC_CHANNEL(VPROC_TEMP, 12), + AUXADC_CHANNEL(VGPU_TEMP, 12), + AUXADC_CHANNEL(ACCDET, 12), + AUXADC_CHANNEL(HPOFS_CAL, 15), + AUXADC_CHANNEL(VTREF, 12), + AUXADC_CHANNEL(VBIF, 12), + AUXADC_CHANNEL(IMP, 15), + [AUXADC_IMIX_R] = { + .type = IIO_RESISTANCE, + .info_mask = BIT(IIO_CHAN_INFO_RAW), + .ch_name = "IMIX_R", + }, + AUXADC_CHANNEL(VSYSSNS, 15), + AUXADC_CHANNEL(VIN1, 15), + AUXADC_CHANNEL(VIN2, 15), + AUXADC_CHANNEL(VIN3, 15), + AUXADC_CHANNEL(VIN4, 15), + AUXADC_CHANNEL(VIN5, 15), + AUXADC_CHANNEL(VIN6, 15), + AUXADC_CHANNEL(VIN7, 15), +}; + +struct auxadc_regs { + unsigned int enable_reg; + unsigned int enable_mask; + unsigned int ready_reg; + unsigned int ready_mask; + unsigned int value_reg; + unsigned int ext_thr_sel; + u8 src_sel; +}; + +#define AUXADC_REG(_ch_name, _chip, _enable_reg, _enable_mask, _value_reg) \ + [AUXADC_##_ch_name] = { \ + .enable_reg = _chip##_##_enable_reg, \ + .enable_mask = _enable_mask, \ + .ready_reg = _chip##_##_value_reg, \ + .ready_mask = AUXADC_RDY_BIT, \ + .value_reg = _chip##_##_value_reg, \ + } \ + +#define TIA_ADC_REG(_src_sel, _chip) \ + [AUXADC_VIN##_src_sel] = { \ + .enable_reg = _chip##_AUXADC_RQST1, \ + .enable_mask = BIT(4), \ + .ready_reg = _chip##_AUXADC_ADC_CH12_L, \ + .ready_mask = AUXADC_RDY_BIT, \ + .value_reg = _chip##_AUXADC_ADC_CH12_L, \ + .ext_thr_sel = _chip##_SDMADC_CON0, \ + .src_sel = _src_sel, \ + } \ + +static const struct auxadc_regs mt6363_auxadc_regs_tbl[] = { + AUXADC_REG(BATADC, MT6363, AUXADC_RQST0, BIT(0), AUXADC_ADC0_L), + AUXADC_REG(BAT_TEMP, MT6363, AUXADC_RQST0, BIT(3), AUXADC_ADC3_L), + AUXADC_REG(CHIP_TEMP, MT6363, AUXADC_RQST0, BIT(4), AUXADC_ADC4_L), + AUXADC_REG(VCORE_TEMP, MT6363, AUXADC_RQST3, BIT(0), AUXADC_ADC38_L), + AUXADC_REG(VPROC_TEMP, MT6363, AUXADC_RQST3, BIT(1), AUXADC_ADC39_L), + AUXADC_REG(VGPU_TEMP, MT6363, AUXADC_RQST3, BIT(2), AUXADC_ADC40_L), + AUXADC_REG(VTREF, MT6363, AUXADC_RQST1, BIT(3), AUXADC_ADC11_L), + [AUXADC_IMP] = { + .enable_reg = MT6363_AUXADC_IMP0, + .enable_mask = BIT(0), + .ready_reg = MT6363_AUXADC_IMP1, + .ready_mask = BIT(7), + .value_reg = MT6363_AUXADC_ADC42_L, + }, + AUXADC_REG(VSYSSNS, MT6363, AUXADC_RQST1, BIT(6), AUXADC_ADC_CH14_L), + TIA_ADC_REG(1, MT6363), + TIA_ADC_REG(2, MT6363), + TIA_ADC_REG(3, MT6363), + TIA_ADC_REG(4, MT6363), + TIA_ADC_REG(5, MT6363), + TIA_ADC_REG(6, MT6363), + TIA_ADC_REG(7, MT6363), +}; + +static const struct auxadc_regs mt6373_auxadc_regs_tbl[] = { + AUXADC_REG(CHIP_TEMP, MT6373, AUXADC_RQST0, BIT(4), AUXADC_ADC4_L), + AUXADC_REG(VCORE_TEMP, MT6373, AUXADC_RQST3, BIT(0), AUXADC_ADC38_L), + AUXADC_REG(VPROC_TEMP, MT6373, AUXADC_RQST3, BIT(1), AUXADC_ADC39_L), + AUXADC_REG(VGPU_TEMP, MT6373, AUXADC_RQST3, BIT(2), AUXADC_ADC40_L), + TIA_ADC_REG(1, MT6373), + TIA_ADC_REG(2, MT6373), + TIA_ADC_REG(3, MT6373), + TIA_ADC_REG(4, MT6373), + TIA_ADC_REG(5, MT6373), +}; + +struct auxadc_info { + const struct auxadc_regs *regs_tbl; +}; + +static const struct auxadc_info mt6363_info = { + .regs_tbl = mt6363_auxadc_regs_tbl, +}; + +static const struct auxadc_info mt6373_info = { + .regs_tbl = mt6373_auxadc_regs_tbl, +}; + +#define regmap_bulk_read_poll_timeout(map, addr, val, val_count, cond, sleep_us, timeout_us) \ +({ \ + u64 __timeout_us = (timeout_us); \ + unsigned long __sleep_us = (sleep_us); \ + ktime_t __timeout = ktime_add_us(ktime_get(), __timeout_us); \ + int __ret; \ + might_sleep_if(__sleep_us); \ + for (;;) { \ + __ret = regmap_bulk_read((map), (addr), (u8 *) &(val), val_count); \ + if (__ret) \ + break; \ + if (cond) \ + break; \ + if ((__timeout_us) && \ + ktime_compare(ktime_get(), __timeout) > 0) { \ + __ret = regmap_bulk_read((map), (addr), (u8 *) &(val), val_count); \ + break; \ + } \ + if (__sleep_us) \ + usleep_range((__sleep_us >> 2) + 1, __sleep_us); \ + } \ + __ret ?: ((cond) ? 0 : -ETIMEDOUT); \ +}) + +/* + * @adc_dev: pointer to the struct pmic_adc_device + * @auxadc_chan: pointer to the struct auxadc_channels, it represents specific + auxadc channel + * @val: pointer to output value + */ +static int get_auxadc_out(struct pmic_adc_device *adc_dev, + int channel, int channel2, int *val) +{ + int ret; + u16 buf = 0; + const struct auxadc_channels *auxadc_chan = &auxadc_chans[channel]; + + if (!auxadc_chan->regs) + return -EINVAL; + + if (auxadc_chan->regs->ext_thr_sel) { + buf = (channel2 << EXT_THR_PURES_SHIFT) + | auxadc_chan->regs->src_sel; + ret = regmap_update_bits(adc_dev->regmap, + auxadc_chan->regs->ext_thr_sel, + EXT_THR_SEL_MASK, buf); + if (ret < 0) + return ret; + } + regmap_write(adc_dev->regmap, + auxadc_chan->regs->enable_reg, + auxadc_chan->regs->enable_mask); + usleep_range(auxadc_chan->avg_num * AUXADC_AVG_TIME_US, + (auxadc_chan->avg_num + 1) * AUXADC_AVG_TIME_US); + + ret = regmap_bulk_read_poll_timeout(adc_dev->regmap, + auxadc_chan->regs->value_reg, + buf, 2, + (buf & AUXADC_RDY_BIT), + AUXADC_POLL_DELAY_US, + AUXADC_TIMEOUT_US); + *val = buf & (BIT(auxadc_chan->res) - 1); + if (ret) + dev_err(adc_dev->dev, "%s ret error code:%d!\n", auxadc_chan->ch_name, ret); + + /* set PURES to OPEN after measuring done */ + if (auxadc_chan->regs->ext_thr_sel) { + buf = (ADC_PURES_OPEN << EXT_THR_PURES_SHIFT) + | auxadc_chan->regs->src_sel; + ret = regmap_update_bits(adc_dev->regmap, + auxadc_chan->regs->ext_thr_sel, + EXT_THR_SEL_MASK, buf); + } + + return ret; +} + +static int gauge_get_imp_ibat(void) +{ + struct power_supply *psy; + union power_supply_propval prop; + int ret; + + psy = power_supply_get_by_name("mtk-gauge"); + if (!psy) + return 0; + + ret = power_supply_get_property(psy, POWER_SUPPLY_PROP_CURRENT_NOW, &prop); + if (ret) + return ret; + + power_supply_put(psy); + return prop.intval; +} + +static int get_imp_out(struct pmic_adc_device *adc_dev, int *val) +{ + int ret; + unsigned int buf = 0; + const struct auxadc_channels *auxadc_chan = &auxadc_chans[AUXADC_IMP]; + + if (!auxadc_chan->regs) + return -EINVAL; + + regmap_write(adc_dev->regmap, + auxadc_chan->regs->enable_reg, + auxadc_chan->regs->enable_mask); + ret = regmap_read_poll_timeout(adc_dev->regmap, auxadc_chan->regs->ready_reg, + buf, buf & auxadc_chan->regs->ready_mask, + AUXADC_POLL_DELAY_US, + AUXADC_TIMEOUT_US); + if (ret) { + dev_err(adc_dev->dev, "%s %s ret error code:%d!\n", + __func__, auxadc_chan->ch_name, ret); + return ret; + } + + ret = regmap_bulk_read(adc_dev->regmap, auxadc_chan->regs->value_reg, (u8 *) &buf, 2); + if (ret) + return ret; + *val = buf & (BIT(auxadc_chan->res) - 1); + adc_dev->imp_curr = gauge_get_imp_ibat(); + + regmap_write(adc_dev->regmap, + auxadc_chan->regs->enable_reg, 0); + + return 0; +} + +static int pmic_adc_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, long mask) +{ + struct pmic_adc_device *adc_dev = iio_priv(indio_dev); + const struct auxadc_channels *auxadc_chan; + int auxadc_out = 0; + int ret = 0; + + mutex_lock(&adc_dev->lock); + switch (chan->channel) { + case AUXADC_IMP: + ret = get_imp_out(adc_dev, &auxadc_out); + break; + case AUXADC_IMIX_R: + auxadc_out = adc_dev->imix_r; + break; + default: + ret = get_auxadc_out(adc_dev, + chan->channel, chan->channel2, + &auxadc_out); + break; + } + mutex_unlock(&adc_dev->lock); + + if (ret && ret != -ETIMEDOUT) + return ret; + + switch (mask) { + case IIO_CHAN_INFO_PROCESSED: + auxadc_chan = &auxadc_chans[chan->channel]; + *val = auxadc_out * auxadc_chan->r_ratio[0] * VOLT_FULL; + *val = (*val / auxadc_chan->r_ratio[1]) >> auxadc_chan->res; + ret = IIO_VAL_INT; + break; + case IIO_CHAN_INFO_RAW: + *val = auxadc_out; + ret = IIO_VAL_INT; + break; + default: + return -EINVAL; + } + if (chan->channel == AUXADC_IMP) { + *val2 = adc_dev->imp_curr; + ret = IIO_VAL_INT_MULTIPLE; + } + + return ret; +} + +static int pmic_adc_fwnode_xlate(struct iio_dev *indio_dev, + const struct fwnode_reference_args *iiospec) +{ + int i; + int channel = DT_CHANNEL_CONVERT(iiospec->args[0]); + int channel2 = DT_PURES_CONVERT(iiospec->args[0]); + + for (i = 0; i < indio_dev->num_channels; i++) { + if (indio_dev->channels[i].channel == channel && + indio_dev->channels[i].channel2 == channel2) + return i; + } + + return -EINVAL; +} + +static const struct iio_info pmic_adc_info = { + .read_raw = &pmic_adc_read_raw, + .fwnode_xlate = &pmic_adc_fwnode_xlate, +}; + +static int auxadc_init_imix_r(struct pmic_adc_device *adc_dev, + struct device_node *imix_r_node) +{ + unsigned int val = 0; + int ret; + + if (!adc_dev) + return -EINVAL; + + adc_dev->isink_load = devm_regulator_get_exclusive(adc_dev->dev, "isink_load"); + if (IS_ERR(adc_dev->isink_load)) { + dev_err(adc_dev->dev, "Failed to get isink_load regulator, ret=%d\n", + (int)PTR_ERR(adc_dev->isink_load)); + return PTR_ERR(adc_dev->isink_load); + } + + imix_r_dev = adc_dev; + if (imix_r_dev->imix_r) + return 0; + + ret = of_property_read_u32(imix_r_node, "val", &val); + if (ret) + dev_notice(imix_r_dev->dev, "no imix_r, ret=%d\n", ret); + imix_r_dev->imix_r = (int)val; + imix_r_dev->pre_uisoc = 101; + return 0; +} + +static int auxadc_get_data_from_dt(struct pmic_adc_device *adc_dev, + struct iio_chan_spec *iio_chan, + struct device_node *node) +{ + struct auxadc_channels *auxadc_chan; + unsigned int channel = 0; + unsigned int value = 0; + unsigned int val_arr[2] = {0}; + int ret; + + ret = of_property_read_u32(node, "channel", &channel); + if (ret) { + dev_err(adc_dev->dev, "invalid channel in node:%s\n", + node->name); + return ret; + } + if (channel > AUXADC_CHAN_MAX) { + dev_err(adc_dev->dev, "invalid channel number %d in node:%s\n", + channel, node->name); + return -EINVAL; + } + if (channel >= ARRAY_SIZE(auxadc_chans)) { + dev_err(adc_dev->dev, "channel number %d in node:%s not exists\n", + channel, node->name); + return -EINVAL; + } + iio_chan->channel = channel; + iio_chan->datasheet_name = auxadc_chans[channel].ch_name; + iio_chan->info_mask_separate = auxadc_chans[channel].info_mask; + iio_chan->type = auxadc_chans[channel].type; + iio_chan->extend_name = node->name; + ret = of_property_read_u32(node, "pures", &value); + if (!ret) + iio_chan->channel2 = value; + + if (channel == AUXADC_IMIX_R) + return auxadc_init_imix_r(adc_dev, node); + + auxadc_chan = &auxadc_chans[channel]; + auxadc_chan->regs = &adc_dev->info->regs_tbl[channel]; + + ret = of_property_read_u32_array(node, "resistance-ratio", val_arr, 2); + if (!ret) { + auxadc_chan->r_ratio[0] = val_arr[0]; + auxadc_chan->r_ratio[1] = val_arr[1]; + } else { + auxadc_chan->r_ratio[0] = AUXADC_DEF_R_RATIO; + auxadc_chan->r_ratio[1] = 1; + } + + ret = of_property_read_u32(node, "avg-num", &value); + if (!ret) + auxadc_chan->avg_num = value; + else + auxadc_chan->avg_num = AUXADC_DEF_AVG_NUM; + + return 0; +} + +static int auxadc_parse_dt(struct pmic_adc_device *adc_dev, + struct device_node *node) +{ + struct iio_chan_spec *iio_chan; + struct device_node *child; + unsigned int index = 0; + int ret; + + adc_dev->nchannels = of_get_available_child_count(node); + if (!adc_dev->nchannels) + return -EINVAL; + + adc_dev->iio_chans = devm_kcalloc(adc_dev->dev, adc_dev->nchannels, + sizeof(*adc_dev->iio_chans), GFP_KERNEL); + if (!adc_dev->iio_chans) + return -ENOMEM; + iio_chan = adc_dev->iio_chans; + + for_each_available_child_of_node(node, child) { + ret = auxadc_get_data_from_dt(adc_dev, iio_chan, child); + if (ret < 0) { + of_node_put(child); + return ret; + } + iio_chan->indexed = 1; + iio_chan->address = index++; + iio_chan++; + } + + return 0; +} + +static int pmic_adc_probe(struct platform_device *pdev) +{ + struct device_node *node = pdev->dev.of_node; + struct pmic_adc_device *adc_dev; + struct iio_dev *indio_dev; + int ret; + + indio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(*adc_dev)); + if (!indio_dev) + return -ENOMEM; + + adc_dev = iio_priv(indio_dev); + adc_dev->dev = &pdev->dev; + adc_dev->regmap = dev_get_regmap(pdev->dev.parent, NULL); + mutex_init(&adc_dev->lock); + adc_dev->info = of_device_get_match_data(&pdev->dev); + + ret = auxadc_parse_dt(adc_dev, node); + if (ret) { + dev_notice(&pdev->dev, "auxadc_parse_dt fail, ret=%d\n", ret); + return ret; + } + + indio_dev->dev.parent = &pdev->dev; + indio_dev->name = dev_name(&pdev->dev); + indio_dev->info = &pmic_adc_info; + indio_dev->modes = INDIO_DIRECT_MODE; + indio_dev->channels = adc_dev->iio_chans; + indio_dev->num_channels = adc_dev->nchannels; + + ret = devm_iio_device_register(&pdev->dev, indio_dev); + if (ret < 0) { + dev_notice(&pdev->dev, "failed to register iio device!\n"); + return ret; + } + + dev_dbg(&pdev->dev, "probe done\n"); + + return 0; +} + +static const struct of_device_id pmic_adc_of_match[] = { + { .compatible = "mediatek,mt6363-auxadc", .data = &mt6363_info, }, + { .compatible = "mediatek,mt6373-auxadc", .data = &mt6373_info, }, + { } +}; +MODULE_DEVICE_TABLE(of, pmic_adc_of_match); + +static struct platform_driver pmic_adc_driver = { + .driver = { + .name = "mtk-spmi-pmic-adc", + .of_match_table = pmic_adc_of_match, + }, + .probe = pmic_adc_probe, +}; +module_platform_driver(pmic_adc_driver); + +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Lu Tang "); +MODULE_DESCRIPTION("MediaTek SPMI PMIC ADC Driver"); From patchwork Fri Mar 14 07:32:29 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?THUgVGFuZyAo5rGk55KQKQ==?= X-Patchwork-Id: 14016398 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4D0F8C282EC for ; Fri, 14 Mar 2025 08:02:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=pVWm7uFv02O/ZDF60tnLZJcnGk12CQQp+MXAlWuZspM=; b=WXwJnfxfwVqUZs3g3AW/v75t6S frOXeXjfnW8QehubOCc+Tk6EtwHwE35M3v5wobkStdQiK47b0sNteBLAlsGP4XRYPZFKOhR90826a l3Zhlgp6N6dRTNovqwqJw4OuazhNg7eY3kIcZglKWuEU7lnUCLdq9aXuQuEBs2LewD2Df1faf4hJP 2Ebc2jIMjqQeXNmyCvb6FpsdZoJg4lHvKaMPoe3dY9akgnmOrhyPoyocCxJbpU4gLj4B1pQW0PaNi sMBAn56tUZAMbOaId0bc2sOx9yrsAT7VUcQHJ9F807Erz2P/tJFkI6v0GXXT8reO+YUSg0IpRVVGO qxzg1Jhg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tszzV-0000000DNhJ-0jG7; Fri, 14 Mar 2025 08:02:01 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tsztF-0000000DMYU-3ZwW; Fri, 14 Mar 2025 07:55:35 +0000 X-UUID: b169f5c600a911f0a1e849db4cc18d44-20250314 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=pVWm7uFv02O/ZDF60tnLZJcnGk12CQQp+MXAlWuZspM=; b=N7/txmflyfrpDjdDklEoSDmuzCiPdmN3TUs5VDju99AlD1vWr6BwCTOjczOADABBuEXe5/DBG1Q/mSS9RhGG08IIHOFA6O+J3M2qzqMwc+8Y7GKglEjJLBzdPGGzsFiszWx1i2MjG0EIsvAAX/9ptrqJcy5km3M1mNsP4GtZUDs=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.2.1,REQID:5dc2ec57-54d4-4d4a-90a7-4f9aa2d2b16f,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:0ef645f,CLOUDID:cd5927e1-3561-4519-9a12-e2c881788b70,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|50,EDM:-3 ,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV :0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: b169f5c600a911f0a1e849db4cc18d44-20250314 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 857642326; Fri, 14 Mar 2025 00:55:27 -0700 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.28; Fri, 14 Mar 2025 15:55:24 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.28 via Frontend Transport; Fri, 14 Mar 2025 15:55:23 +0800 From: Lu.Tang To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dmitry Torokhov , Lee Jones , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang , Linus Walleij , Liam Girdwood , Mark Brown , Stephen Boyd , Chen Zhong , Sen Chu CC: , , , , , , , , Lu.Tang Subject: [PATCH 3/5] pmic: mediatek: Add spmi pmic mfd driver Date: Fri, 14 Mar 2025 15:32:29 +0800 Message-ID: <20250314073307.25092-4-Lu.Tang@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250314073307.25092-1-Lu.Tang@mediatek.com> References: <20250314073307.25092-1-Lu.Tang@mediatek.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250314_005533_915597_3F3F86A4 X-CRM114-Status: GOOD ( 23.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: "Lu.Tang" Add spmi pmic mfd driver for mt8196 Signed-off-by: Lu Tang --- drivers/mfd/Kconfig | 26 ++ drivers/mfd/Makefile | 2 + drivers/mfd/mt6685-core.c | 83 +++++ drivers/mfd/mtk-spmi-pmic.c | 518 +++++++++++++++++++++++++++ include/linux/mfd/mt6363/core.h | 134 +++++++ include/linux/mfd/mt6363/registers.h | 168 +++++++++ include/linux/mfd/mt6373/core.h | 94 +++++ include/linux/mfd/mt6373/registers.h | 53 +++ 8 files changed, 1078 insertions(+) create mode 100644 drivers/mfd/mt6685-core.c create mode 100644 drivers/mfd/mtk-spmi-pmic.c create mode 100644 include/linux/mfd/mt6363/core.h create mode 100644 include/linux/mfd/mt6363/registers.h create mode 100644 include/linux/mfd/mt6373/core.h create mode 100644 include/linux/mfd/mt6373/registers.h diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index d44c69bb3dfd..a62625566893 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -1030,6 +1030,32 @@ config MFD_MT6397 accessing the device; additional drivers must be enabled in order to use the functionality of the device. +config MFD_MT6685 + tristate "MT6685 SPMI PMIC" + depends on OF + depends on SPMI + select REGMAP_SPMI + select REGMAP_IRQ + help + This enables support for the Mediatek SPMI PMICs. + These PMICs are currently used with the Mediatek series of + SoCs. Note, that this will only be useful paired with descriptions + of the independent functions as children nodes in the device tree. + +config MFD_MTK_SPMI_PMIC + tristate "Mediatek SPMI PMICs" + depends on OF + depends on SPMI + select REGMAP_SPMI + help + This enables support for the Mediatek SPMI PMICs. + These PMICs are currently used with the MT63xx series of + SoCs. Note, that this will only be useful paired with descriptions + of the independent functions as children nodes in the device tree. + + Say M here if you want to include support for the SPMI PMIC + series as a module. The module will be called "mtk-spmi-pmic". + config MFD_MENF21BMC tristate "MEN 14F021P00 Board Management Controller Support" depends on I2C diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index 9220eaf7cf12..b8cb34284e56 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -182,6 +182,8 @@ obj-$(CONFIG_MFD_MT6360) += mt6360-core.o obj-$(CONFIG_MFD_MT6370) += mt6370.o mt6397-objs := mt6397-core.o mt6397-irq.o mt6358-irq.o obj-$(CONFIG_MFD_MT6397) += mt6397.o +obj-$(CONFIG_MFD_MT6685) += mt6685-core.o +obj-$(CONFIG_MFD_MTK_SPMI_PMIC) += mtk-spmi-pmic.o pcf50633-objs := pcf50633-core.o pcf50633-irq.o obj-$(CONFIG_MFD_PCF50633) += pcf50633.o diff --git a/drivers/mfd/mt6685-core.c b/drivers/mfd/mt6685-core.c new file mode 100644 index 000000000000..c71008184666 --- /dev/null +++ b/drivers/mfd/mt6685-core.c @@ -0,0 +1,83 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2023 MediaTek Inc. + * + */ + +#include +#include +#include +#include +#include +#include + +static const struct mfd_cell mt6685_devs[] = { + { + .name = "mt6685-clkbuf", + .of_compatible = "mediatek,mt6685-clkbuf", + }, { + .name = "mt6685-tb-clkbuf", + .of_compatible = "mediatek,mt6685-tb-clkbuf", + }, { + .name = "mt6685-rtc", + .of_compatible = "mediatek,mt6685-rtc", + }, { + .name = "mt6685-audclk", + .of_compatible = "mediatek,mt6685-audclk", + }, { + .name = "mt6685-consys", + .of_compatible = "mediatek,mt6685-consys", + }, { + .name = "mt6685-gps", + .of_compatible = "mediatek,mt6685-gps", + } +}; + +static const struct regmap_config spmi_regmap_config = { + .reg_bits = 16, + .val_bits = 8, + .max_register = 0x2000, + .fast_io = true, + .use_single_read = true, + .use_single_write = true +}; + +static int mt6685_spmi_probe(struct spmi_device *sdev) +{ + int ret; + struct regmap *regmap; + + regmap = devm_regmap_init_spmi_ext(sdev, &spmi_regmap_config); + if (IS_ERR(regmap)) { + dev_err(&sdev->dev, "Failed to init mt6685 regmap: %ld\n", PTR_ERR(regmap)); + return PTR_ERR(regmap); + } + + ret = devm_mfd_add_devices(&sdev->dev, -1, mt6685_devs, + ARRAY_SIZE(mt6685_devs), NULL, 0, NULL); + if (ret) { + dev_err(&sdev->dev, "Failed to add child devices: %d\n", ret); + return ret; + } + + return 0; +} + +static const struct of_device_id mt6685_id_table[] = { + { .compatible = "mediatek,mt6685", }, + { } +}; +MODULE_DEVICE_TABLE(of, mt6685_id_table); + +static struct spmi_driver mt6685_spmi_driver = { + .probe = mt6685_spmi_probe, + .driver = { + .name = "mt6685", + .of_match_table = mt6685_id_table, + }, +}; +module_spmi_driver(mt6685_spmi_driver); + +MODULE_DESCRIPTION("Mediatek SPMI MT6685 Clock IC driver"); +MODULE_AUTHOR("Lu Tang "); +MODULE_LICENSE("GPL"); diff --git a/drivers/mfd/mtk-spmi-pmic.c b/drivers/mfd/mtk-spmi-pmic.c new file mode 100644 index 000000000000..4c4bed5e991a --- /dev/null +++ b/drivers/mfd/mtk-spmi-pmic.c @@ -0,0 +1,518 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2024 MediaTek Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define MTK_SPMI_PMIC_REG_WIDTH 8 +#define PMIC_SWCID 0xB +#define PMIC_MT6316_SWCID 0x20B +#define RCS_INT_DONE 0x41B + +struct irq_top_t { + int hwirq_base; + unsigned int num_int_regs; + unsigned int en_reg; + unsigned int en_reg_shift; + unsigned int sta_reg; + unsigned int sta_reg_shift; + unsigned int top_offset; +}; + +struct mtk_spmi_pmic_data { + const struct mfd_cell *cells; + int cell_size; + unsigned int num_top; + unsigned int num_pmic_irqs; + unsigned short top_int_status_reg; + struct irq_top_t *pmic_ints; + unsigned int cid_addr; +}; + +struct pmic_core { + struct device *dev; + struct spmi_device *sdev; + struct regmap *regmap; + u16 chip_id; + int irq; + bool *enable_hwirq; + bool *cache_hwirq; + struct mutex irqlock; + struct irq_domain *irq_domain; + const struct mtk_spmi_pmic_data *chip_data; +}; + +static const struct resource mt6363_regulators_resources[] = { + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VCN15_OC, "VCN15"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VCN13_OC, "VCN13"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VRF09_OC, "VRF09"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VRF12_OC, "VRF12"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VRF13_OC, "VRF13"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VRF18_OC, "VRF18"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VRFIO18_OC, "VRFIO18"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VSRAM_MDFE_OC, "VSRAM_MDFE"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VTREF18_OC, "VTREF18"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VSRAM_APU_OC, "VSRAM_APU"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VAUX18_OC, "VAUX18"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VEMC_OC, "VEMC"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VUFS12_OC, "VUFS12"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VUFS18_OC, "VUFS18"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VIO18_OC, "VIO18"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VIO075_OC, "VIO075"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VA12_1_OC, "VA12_1"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VA12_2_OC, "VA12_2"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VA15_OC, "VA15"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_VM18_OC, "VM18"), +}; + +static const struct resource mt6363_keys_resources[] = { + DEFINE_RES_IRQ(MT6363_IRQ_PWRKEY), + DEFINE_RES_IRQ(MT6363_IRQ_HOMEKEY), + DEFINE_RES_IRQ(MT6363_IRQ_PWRKEY_R), + DEFINE_RES_IRQ(MT6363_IRQ_HOMEKEY_R), +}; + +static const struct resource mt6363_lvsys_notify_resources[] = { + /* MT6363 LVSYS interrupt name is contrary, + * we name LVSYS_R to MT6363_IRQ_NI_LVSYS_INT_FALLING; + * LVSYS_F to MT6363_IRQ_NI_LVSYS_INT_RISING + */ + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_NI_LVSYS_INT_FALLING, "LVSYS_R"), + DEFINE_RES_IRQ_NAMED(MT6363_IRQ_NI_LVSYS_INT_RISING, "LVSYS_F"), +}; + +static const struct resource mt6373_regulators_resources[] = { + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VUSB_OC, "VUSB"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VAUX18_OC, "VAUX18"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VRF13_AIF_OC, "VRF13_AIF"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VRF18_AIF_OC, "VRF18_AIF"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VRFIO18_AIF_OC, "VRFIO18_AIF"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VCN33_1_OC, "VCN33_1"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VCN33_2_OC, "VCN33_2"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VCN33_3_OC, "VCN33_3"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VCN18IO_OC, "VCN18IO"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VRF09_AIF_OC, "VRF09_AIF"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VRF12_AIF_OC, "VRF12_AIF"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VANT18_OC, "VANT18"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VSRAM_DIGRF_AIF_OC, "VSRAM_DIGRF_AIF"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VEFUSE_OC, "VEFUSE"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VMCH_OC, "VMCH"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VMC_OC, "VMC"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VIBR_OC, "VIBR"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VIO28_OC, "VIO28"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VFP_OC, "VFP"), + DEFINE_RES_IRQ_NAMED(MT6373_IRQ_VTP_OC, "VTP"), +}; + +static const struct mfd_cell mt6363_devs[] = { + { + .name = "mt6363-auxadc", + .of_compatible = "mediatek,mt6363-auxadc", + }, { + .name = "mtk-dynamic-loading-throttling", + .of_compatible = "mediatek,mt6363-dynamic_loading_throttling", + }, { + .name = "mt6363-efuse", + .of_compatible = "mediatek,mt6363-efuse", + }, { + .name = "mt6363-regulator", + .num_resources = ARRAY_SIZE(mt6363_regulators_resources), + .resources = mt6363_regulators_resources, + .of_compatible = "mediatek,mt6363-regulator", + }, { + .name = "mtk-pmic-keys", + .num_resources = ARRAY_SIZE(mt6363_keys_resources), + .resources = mt6363_keys_resources, + .of_compatible = "mediatek,mt6363-keys" + }, { + .name = "mt6363-consys", + .of_compatible = "mediatek,mt6363-consys", + }, { + .name = "mt6363-lvsys-notify", + .num_resources = ARRAY_SIZE(mt6363_lvsys_notify_resources), + .resources = mt6363_lvsys_notify_resources, + .of_compatible = "mediatek,mt6363-lvsys-notify", + }, { + .name = "mt6363-pinctrl", + .of_compatible = "mediatek,mt6363-pinctrl", + }, +}; + +static const struct mfd_cell mt6373_devs[] = { + { + .name = "mt6373-regulator", + .num_resources = ARRAY_SIZE(mt6373_regulators_resources), + .resources = mt6373_regulators_resources, + .of_compatible = "mediatek,mt6373-regulator", + }, { + .name = "mt6373-auxadc", + .of_compatible = "mediatek,mt6373-auxadc", + }, { + .name = "mt6373-efuse", + .of_compatible = "mediatek,mt6373-efuse", + }, { + .name = "mt6373-consys", + .of_compatible = "mediatek,mt6373-consys", + }, { + .name = "mt6373-pinctrl", + .of_compatible = "mediatek,mt6373-pinctrl", + }, +}; + +static struct irq_top_t mt6363_ints[] = { + MT6363_TOP_GEN(BUCK), + MT6363_TOP_GEN(LDO), + MT6363_TOP_GEN(PSC), + MT6363_TOP_GEN(MISC), + MT6363_TOP_GEN(HK), + MT6363_TOP_GEN(BM), +}; + + +static struct irq_top_t mt6373_ints[] = { + MT6373_TOP_GEN(BUCK), + MT6373_TOP_GEN(LDO), + MT6373_TOP_GEN(MISC), +}; + +static const struct mtk_spmi_pmic_data mt6316_data = { + .num_pmic_irqs = 0, + .cid_addr = PMIC_MT6316_SWCID, +}; + +static const struct mtk_spmi_pmic_data mt6363_data = { + .cells = mt6363_devs, + .cell_size = ARRAY_SIZE(mt6363_devs), + .num_top = ARRAY_SIZE(mt6363_ints), + .num_pmic_irqs = MT6363_IRQ_NR, + .top_int_status_reg = MT6363_TOP_INT_STATUS1, + .pmic_ints = mt6363_ints, +}; + +static const struct mtk_spmi_pmic_data mt6373_data = { + .cells = mt6373_devs, + .cell_size = ARRAY_SIZE(mt6373_devs), + .num_top = ARRAY_SIZE(mt6373_ints), + .num_pmic_irqs = MT6373_IRQ_NR, + .top_int_status_reg = MT6373_TOP_INT_STATUS1, + .pmic_ints = mt6373_ints, +}; + +static void mtk_spmi_pmic_irq_enable(struct irq_data *data) +{ + unsigned int hwirq = irqd_to_hwirq(data); + struct pmic_core *core = irq_data_get_irq_chip_data(data); + + core->enable_hwirq[hwirq] = true; +} + +static void mtk_spmi_pmic_irq_disable(struct irq_data *data) +{ + unsigned int hwirq = irqd_to_hwirq(data); + struct pmic_core *core = irq_data_get_irq_chip_data(data); + + core->enable_hwirq[hwirq] = false; +} + +static void mtk_spmi_pmic_irq_lock(struct irq_data *data) +{ + struct pmic_core *core = irq_data_get_irq_chip_data(data); + + mutex_lock(&core->irqlock); +} + +static void mtk_spmi_pmic_irq_sync_unlock(struct irq_data *data) +{ + unsigned int i, top_gp, gp_offset, en_reg, int_regs, shift; + struct irq_top_t *pmic_int; + struct pmic_core *core = irq_data_get_irq_chip_data(data); + const struct mtk_spmi_pmic_data *chip_data = core->chip_data; + + for (i = 0; i < chip_data->num_pmic_irqs; i++) { + if (core->enable_hwirq[i] == core->cache_hwirq[i]) + continue; + + /* Find out the IRQ group */ + top_gp = 0; + while ((top_gp + 1) < chip_data->num_top && + i >= chip_data->pmic_ints[top_gp + 1].hwirq_base) + top_gp++; + + pmic_int = &(chip_data->pmic_ints[top_gp]); + /* Find the IRQ registers */ + gp_offset = i - pmic_int->hwirq_base; + int_regs = gp_offset / MTK_SPMI_PMIC_REG_WIDTH; + shift = gp_offset % MTK_SPMI_PMIC_REG_WIDTH; + en_reg = pmic_int->en_reg + (pmic_int->en_reg_shift * int_regs); + + regmap_update_bits(core->regmap, en_reg, BIT(shift), + core->enable_hwirq[i] << shift); + core->cache_hwirq[i] = core->enable_hwirq[i]; + } + mutex_unlock(&core->irqlock); +} + +static struct irq_chip mtk_spmi_pmic_irq_chip = { + .name = "spmi-pmic-irq", + .flags = IRQCHIP_SKIP_SET_WAKE, + .irq_enable = mtk_spmi_pmic_irq_enable, + .irq_disable = mtk_spmi_pmic_irq_disable, + .irq_bus_lock = mtk_spmi_pmic_irq_lock, + .irq_bus_sync_unlock = mtk_spmi_pmic_irq_sync_unlock, +}; + +static void mtk_spmi_pmic_irq_sp_handler(struct pmic_core *core, + unsigned int top_gp) +{ + unsigned int irq_status = 0, sta_reg, status; + unsigned int hwirq, virq; + int ret, i, j; + struct irq_top_t *pmic_int; + const struct mtk_spmi_pmic_data *chip_data = core->chip_data; + + for (i = 0; i < chip_data->pmic_ints[top_gp].num_int_regs; i++) { + pmic_int = &(chip_data->pmic_ints[top_gp]); + sta_reg = pmic_int->sta_reg + (pmic_int->sta_reg_shift * i); + + ret = regmap_read(core->regmap, sta_reg, &irq_status); + if (ret) { + dev_err(core->dev, + "Failed to read irq status: %d\n", ret); + return; + } + + if (!irq_status) + continue; + + status = irq_status; + do { + j = __ffs(status); + + hwirq = pmic_int->hwirq_base + MTK_SPMI_PMIC_REG_WIDTH * i + j; + + virq = irq_find_mapping(core->irq_domain, hwirq); + dev_info(core->dev, "[%x]Reg[0x%x]=0x%x,hwirq=%d\n", + core->chip_id, sta_reg, irq_status, hwirq); + if (virq) + handle_nested_irq(virq); + + status &= ~BIT(j); + } while (status); + + regmap_write(core->regmap, sta_reg, irq_status); + } +} + +static irqreturn_t mtk_spmi_pmic_irq_handler(int irq, void *data) +{ + int ret; + unsigned int bit, i, top_irq_status = 0; + struct pmic_core *core = data; + const struct mtk_spmi_pmic_data *chip_data = core->chip_data; + + ret = regmap_read(core->regmap, chip_data->top_int_status_reg, + &top_irq_status); + if (ret) { + dev_err(core->dev, + "Failed to read status from the device, ret=%d\n", ret); + return IRQ_NONE; + } + + dev_info(core->dev, "top_irq_sts:0x%x\n", top_irq_status); + for (i = 0; i < chip_data->num_top; i++) { + bit = BIT(chip_data->pmic_ints[i].top_offset); + if (top_irq_status & bit) + mtk_spmi_pmic_irq_sp_handler(core, i); + } + + ret = regmap_write(core->regmap, RCS_INT_DONE, 1); + if (ret) { + dev_err(core->dev, + "Failed to clear RCS flag, ret=%d\n", ret); + return IRQ_NONE; + } + + return IRQ_HANDLED; +} + +static int mtk_spmi_pmic_irq_domain_map(struct irq_domain *d, unsigned int irq, + irq_hw_number_t hw) +{ + struct pmic_core *core = d->host_data; + + irq_set_chip_data(irq, core); + irq_set_chip_and_handler(irq, &mtk_spmi_pmic_irq_chip, + handle_level_irq); + irq_set_nested_thread(irq, 1); + irq_set_noprobe(irq); + + return 0; +} + +static const struct irq_domain_ops pmic_irq_domain_ops = { + .map = mtk_spmi_pmic_irq_domain_map, + .xlate = irq_domain_xlate_twocell, +}; + +static int mtk_spmi_pmic_irq_init(struct pmic_core *core) +{ + int i, j, ret; + unsigned int en_reg, sta_reg; + const struct mtk_spmi_pmic_data *chip_data = core->chip_data; + + mutex_init(&core->irqlock); + core->enable_hwirq = devm_kcalloc(core->dev, + chip_data->num_pmic_irqs, + sizeof(bool), GFP_KERNEL); + if (!core->enable_hwirq) + return -ENOMEM; + + core->cache_hwirq = devm_kcalloc(core->dev, + chip_data->num_pmic_irqs, + sizeof(bool), GFP_KERNEL); + if (!core->cache_hwirq) + return -ENOMEM; + + /* Disable all interrupt for initializing */ + for (i = 0; i < chip_data->num_top; i++) { + for (j = 0; j < chip_data->pmic_ints[i].num_int_regs; j++) { + en_reg = chip_data->pmic_ints[i].en_reg + + chip_data->pmic_ints[i].en_reg_shift * j; + regmap_write(core->regmap, en_reg, 0); + sta_reg = chip_data->pmic_ints[i].sta_reg + + chip_data->pmic_ints[i].sta_reg_shift * j; + regmap_write(core->regmap, sta_reg, 0xFF); + } + } + regmap_write(core->regmap, RCS_INT_DONE, 1); + + core->irq_domain = irq_domain_add_linear(core->dev->of_node, + chip_data->num_pmic_irqs, + &pmic_irq_domain_ops, + core); + if (!core->irq_domain) { + dev_err(core->dev, "Could not create IRQ domain\n"); + return -ENODEV; + } + + ret = devm_request_threaded_irq(core->dev, core->irq, NULL, + mtk_spmi_pmic_irq_handler, IRQF_ONESHOT, + mtk_spmi_pmic_irq_chip.name, core); + if (ret) { + dev_err(core->dev, "Failed to register IRQ=%d, ret=%d\n", + core->irq, ret); + return ret; + } + + enable_irq_wake(core->irq); + return ret; +} + +static const struct regmap_config spmi_regmap_config = { + .reg_bits = 16, + .val_bits = 8, + .max_register = 0xffff, + .fast_io = true, +}; + +static int mtk_spmi_pmic_probe(struct spmi_device *sdev) +{ + int ret; + unsigned int id; + struct device_node *np = sdev->dev.of_node; + struct pmic_core *core; + const struct mtk_spmi_pmic_data *chip_data; + + core = devm_kzalloc(&sdev->dev, sizeof(*core), GFP_KERNEL); + if (!core) + return -ENOMEM; + + core->sdev = sdev; + core->dev = &sdev->dev; + chip_data = (struct mtk_spmi_pmic_data *)of_device_get_match_data(&sdev->dev); + if (!chip_data) + return -ENODEV; + + core->chip_data = chip_data; + core->regmap = devm_regmap_init_spmi_ext(sdev, &spmi_regmap_config); + if (IS_ERR(core->regmap)) + return PTR_ERR(core->regmap); + if (chip_data->cid_addr) + ret = regmap_read(core->regmap, chip_data->cid_addr, &id); + else + ret = regmap_read(core->regmap, PMIC_SWCID, &id); + if (ret || id == 0) { + dev_err(&sdev->dev, "Failed to read chip id: %d\n", ret); + return ret; + } + + core->chip_id = id; + + if (chip_data->num_pmic_irqs) { + core->irq = of_irq_get(np, 0); + if (core->irq < 0) + dev_err(&sdev->dev, "Failed to get irq(%d)\n", core->irq); + + ret = mtk_spmi_pmic_irq_init(core); + if (ret) + dev_err(&sdev->dev, "IRQ_init failed(%d)\n", core->irq); + + ret = devm_mfd_add_devices(&sdev->dev, -1, chip_data->cells, + chip_data->cell_size, NULL, 0, + core->irq_domain); + if (ret) { + irq_domain_remove(core->irq_domain); + dev_err(&sdev->dev, "Failed to add mfd devices: %d\n", ret); + return ret; + } + } else { + ret = devm_of_platform_populate(&sdev->dev); + if (ret) { + dev_err(&sdev->dev, "Failed to platform populate: %d\n", ret); + return ret; + } + } + + device_init_wakeup(&sdev->dev, true); + + dev_dbg(&sdev->dev, "probe chip id=0x%x done\n", core->chip_id); + + return ret; +} + +static const struct of_device_id mtk_spmi_pmic_of_match[] = { + { .compatible = "mediatek,mt6316", .data = &mt6316_data, }, + { .compatible = "mediatek,mt6363", .data = &mt6363_data, }, + { .compatible = "mediatek,mt6373", .data = &mt6373_data, }, + { } +}; +MODULE_DEVICE_TABLE(of, mtk_spmi_pmic_of_match); + +static struct spmi_driver mtk_spmi_pmic_driver = { + .driver = { + .name = "mtk-spmi-pmic", + .of_match_table = of_match_ptr(mtk_spmi_pmic_of_match), + }, + .probe = mtk_spmi_pmic_probe, +}; +module_spmi_driver(mtk_spmi_pmic_driver); + +MODULE_DESCRIPTION("Mediatek SPMI PMIC driver"); +MODULE_ALIAS("spmi:spmi-pmic"); +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Argus Lin "); +MODULE_AUTHOR("Jeter Chen "); +MODULE_AUTHOR("Lu Tang "); diff --git a/include/linux/mfd/mt6363/core.h b/include/linux/mfd/mt6363/core.h new file mode 100644 index 000000000000..3243a52da34d --- /dev/null +++ b/include/linux/mfd/mt6363/core.h @@ -0,0 +1,134 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2021 MediaTek Inc. + */ + +#ifndef __MFD_MT6363_CORE_H__ +#define __MFD_MT6363_CORE_H__ + +#define MT6363_REG_WIDTH 8 + +enum mt6363_irq_top_status_shift { + MT6363_BUCK_TOP = 0, + MT6363_LDO_TOP, + MT6363_PSC_TOP, + MT6363_MISC_TOP, + MT6363_HK_TOP, + MT6363_SCK_TOP, + MT6363_BM_TOP, + MT6363_AUD_TOP, +}; + +enum mt6363_irq_numbers { + MT6363_IRQ_VS2_OC = 0, + MT6363_IRQ_VBUCK1_OC, + MT6363_IRQ_VBUCK2_OC, + MT6363_IRQ_VBUCK3_OC, + MT6363_IRQ_VBUCK4_OC, + MT6363_IRQ_VBUCK5_OC, + MT6363_IRQ_VBUCK6_OC, + MT6363_IRQ_VBUCK7_OC, + MT6363_IRQ_VS1_OC, + MT6363_IRQ_VS3_OC, + MT6363_IRQ_VCN15_OC = 16, + MT6363_IRQ_VCN13_OC, + MT6363_IRQ_VRF09_OC, + MT6363_IRQ_VRF12_OC, + MT6363_IRQ_VRF13_OC, + MT6363_IRQ_VRF18_OC, + MT6363_IRQ_VRFIO18_OC, + MT6363_IRQ_VSRAM_DIGRF_OC, + MT6363_IRQ_VSRAM_MDFE_OC, + MT6363_IRQ_VSRAM_MODEM_OC, + MT6363_IRQ_VTREF18_OC, + MT6363_IRQ_VSRAM_CPUB_OC, + MT6363_IRQ_VSRAM_CPUM_OC, + MT6363_IRQ_VSRAM_CPUL_OC, + MT6363_IRQ_VSRAM_APU_OC, + MT6363_IRQ_VAUX18_OC, + MT6363_IRQ_VEMC_OC, + MT6363_IRQ_VUFS12_OC, + MT6363_IRQ_VUFS18_OC, + MT6363_IRQ_VIO18_OC, + MT6363_IRQ_VIO075_OC, + MT6363_IRQ_VA12_1_OC, + MT6363_IRQ_VA12_2_OC, + MT6363_IRQ_VA15_OC, + MT6363_IRQ_VM18_OC, + MT6363_IRQ_PWRKEY = 48, + MT6363_IRQ_HOMEKEY, + MT6363_IRQ_HOMEKEY_2, + MT6363_IRQ_PWRKEY_R, + MT6363_IRQ_HOMEKEY_R, + MT6363_IRQ_HOMEKEY_2_R, + MT6363_IRQ_NI_LVSYS_INT_FALLING, + MT6363_IRQ_NI_LVSYS_INT_RISING, + MT6363_IRQ_CHRDET_LEVEL, + MT6363_IRQ_CHRDET_EDGE, + MT6363_IRQ_RCS0 = 64, + MT6363_IRQ_SPMI_CMD_ALERT, + MT6363_IRQ_BM_PROTREG = 70, + MT6363_IRQ_BUCK_PROTREG = 72, + MT6363_IRQ_LDO_PROTREG, + MT6363_IRQ_PSC_PROTREG, + MT6363_IRQ_PLT_PROTREG, + MT6363_IRQ_HK_PROTREG, + MT6363_IRQ_TOP_PROTREG = 79, + MT6363_IRQ_BAT_H, + MT6363_IRQ_BAT_L, + MT6363_IRQ_BAT2_H, + MT6363_IRQ_BAT2_L, + MT6363_IRQ_BAT_TEMP_H, + MT6363_IRQ_BAT_TEMP_L, + MT6363_IRQ_THR_H, + MT6363_IRQ_THR_L, + MT6363_IRQ_AUXADC_IMP, + MT6363_IRQ_NAG_C_DLTV, + MT6363_IRQ_FG_BAT_H = 88, + MT6363_IRQ_FG_BAT_L, + MT6363_IRQ_FG_CUR_H, + MT6363_IRQ_FG_CUR_L, + MT6363_IRQ_FG_ZCV, + MT6363_IRQ_FG_N_CHARGE_L = 95, + MT6363_IRQ_FG_IAVG_H, + MT6363_IRQ_FG_IAVG_L, + MT6363_IRQ_FG_DISCHARGE = 99, + MT6363_IRQ_FG_CHARGE, + MT6363_IRQ_BATON_LV = 104, + MT6363_IRQ_BATON_BAT_IN = 106, + MT6363_IRQ_BATON_BAT_OUT, + MT6363_IRQ_NR = 108, +}; + +#define MT6363_IRQ_BUCK_BASE MT6363_IRQ_VS2_OC +#define MT6363_IRQ_LDO_BASE MT6363_IRQ_VCN15_OC +#define MT6363_IRQ_PSC_BASE MT6363_IRQ_PWRKEY +#define MT6363_IRQ_MISC_BASE MT6363_IRQ_RCS0 +#define MT6363_IRQ_HK_BASE MT6363_IRQ_BAT_H +#define MT6363_IRQ_BM_BASE MT6363_IRQ_FG_BAT_H + +#define MT6363_IRQ_BUCK_BITS \ + (MT6363_IRQ_VS3_OC - MT6363_IRQ_BUCK_BASE + 1) +#define MT6363_IRQ_LDO_BITS \ + (MT6363_IRQ_VM18_OC - MT6363_IRQ_LDO_BASE + 1) +#define MT6363_IRQ_PSC_BITS \ + (MT6363_IRQ_CHRDET_EDGE - MT6363_IRQ_PSC_BASE + 1) +#define MT6363_IRQ_MISC_BITS \ + (MT6363_IRQ_TOP_PROTREG - MT6363_IRQ_MISC_BASE + 1) +#define MT6363_IRQ_HK_BITS \ + (MT6363_IRQ_NAG_C_DLTV - MT6363_IRQ_HK_BASE + 1) +#define MT6363_IRQ_BM_BITS \ + (MT6363_IRQ_BATON_BAT_OUT - MT6363_IRQ_BM_BASE + 1) + +#define MT6363_TOP_GEN(sp) \ +{ \ + .hwirq_base = MT6363_IRQ_##sp##_BASE, \ + .num_int_regs = ((MT6363_IRQ_##sp##_BITS - 1) / MT6363_REG_WIDTH) + 1, \ + .en_reg = MT6363_##sp##_TOP_INT_CON0, \ + .en_reg_shift = 0x3, \ + .sta_reg = MT6363_##sp##_TOP_INT_STATUS0, \ + .sta_reg_shift = 0x1, \ + .top_offset = MT6363_##sp##_TOP, \ +} + +#endif /* __MFD_MT6363_CORE_H__ */ diff --git a/include/linux/mfd/mt6363/registers.h b/include/linux/mfd/mt6363/registers.h new file mode 100644 index 000000000000..e22ca686a7d0 --- /dev/null +++ b/include/linux/mfd/mt6363/registers.h @@ -0,0 +1,168 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2021 MediaTek Inc. + */ + + +#ifndef __MFD_MT6363_REGISTERS_H__ +#define __MFD_MT6363_REGISTERS_H__ + +/* PMIC Registers */ +#define MT6363_TOPSTATUS (0x1e) +#define MT6363_MISC_TOP_INT_CON0 (0x37) +#define MT6363_MISC_TOP_INT_STATUS0 (0x43) +#define MT6363_TOP_INT_STATUS1 (0x4e) +#define MT6363_PSC_TOP_INT_CON0 (0x90f) +#define MT6363_PSC_TOP_INT_STATUS0 (0x91b) +#define MT6363_STRUP_CON11 (0xa0e) +#define MT6363_STRUP_CON12 (0xa0f) +#define MT6363_PCHR_VREF_ANA_CON1 (0xa89) +#define MT6363_PCHR_VREF_ANA_CON2 (0xa8a) +#define MT6363_BM_TOP_INT_CON0 (0xc24) +#define MT6363_BM_TOP_INT_STATUS0 (0xc36) +#define MT6363_HK_TOP_INT_CON0 (0xf92) +#define MT6363_HK_TOP_INT_STATUS0 (0xf9e) +#define MT6363_BUCK_TOP_INT_CON0 (0x1411) +#define MT6363_BUCK_TOP_INT_STATUS0 (0x141d) +#define MT6363_LDO_TOP_INT_CON0 (0x1b11) +#define MT6363_LDO_TOP_INT_STATUS0 (0x1b29) + +/* voter */ +#define MT6363_BUCK_VS2_VOTER_CON0 (0x149a) +#define MT6363_BUCK_VS2_VOTER_CON0_SET (0x149b) +#define MT6363_BUCK_VS2_VOTER_CON0_CLR (0x149c) +#define MT6363_BUCK_VS2_VOTER_CON1 (0x149d) +#define MT6363_BUCK_VS2_VOTER_CON1_SET (0x149e) +#define MT6363_BUCK_VS2_VOTER_CON1_CLR (0x149f) +#define MT6363_BUCK_VS2_VOTER_CFG (0x14a0) +#define MT6363_BUCK_VS1_VOTER_CON0 (0x189a) +#define MT6363_BUCK_VS1_VOTER_CON0_SET (0x189b) +#define MT6363_BUCK_VS1_VOTER_CON0_CLR (0x189c) +#define MT6363_BUCK_VS1_VOTER_CON1 (0x189d) +#define MT6363_BUCK_VS1_VOTER_CON1_SET (0x189e) +#define MT6363_BUCK_VS1_VOTER_CON1_CLR (0x189f) +#define MT6363_BUCK_VS1_VOTER_CFG (0x18a0) +#define MT6363_BUCK_VS3_VOTER_CON0 (0x191a) +#define MT6363_BUCK_VS3_VOTER_CON0_SET (0x191b) +#define MT6363_BUCK_VS3_VOTER_CON0_CLR (0x191c) +#define MT6363_BUCK_VS3_VOTER_CON1 (0x191d) +#define MT6363_BUCK_VS3_VOTER_CON1_SET (0x191e) +#define MT6363_BUCK_VS3_VOTER_CON1_CLR (0x191f) +#define MT6363_BUCK_VS3_VOTER_CFG (0x1920) + +#define MT6363_CHRDET_DEB_ADDR MT6363_TOPSTATUS +#define MT6363_CHRDET_DEB_MASK (0x1) +#define MT6363_CHRDET_DEB_SHIFT (2) +#define MT6363_RG_VBB_UVLO_VTHL_ADDR MT6363_PCHR_VREF_ANA_CON1 +#define MT6363_RG_VBB_UVLO_VTHL_MASK (0xF) +#define MT6363_RG_VBB_UVLO_VTHL_SHIFT (0) +#define MT6363_RG_VSYS_UVLO_VTHL_ADDR MT6363_PCHR_VREF_ANA_CON2 +#define MT6363_RG_VSYS_UVLO_VTHL_MASK (0xF) +#define MT6363_RG_VSYS_UVLO_VTHL_SHIFT (0) + +#define MT6363_AUXADC_ADC0_L (0x1088) +#define MT6363_AUXADC_ADC3_L (0x108e) +#define MT6363_AUXADC_ADC4_L (0x1090) +#define MT6363_AUXADC_ADC11_L (0x109e) +#define MT6363_AUXADC_ADC38_L (0x10c4) +#define MT6363_AUXADC_ADC39_L (0x10c6) +#define MT6363_AUXADC_ADC40_L (0x10c8) +#define MT6363_AUXADC_ADC_CH12_L (0x10d2) +#define MT6363_AUXADC_ADC_CH14_L (0x10d8) +#define MT6363_AUXADC_ADC42_L (0x10dc) +#define MT6363_AUXADC_RQST0 (0x1108) +#define MT6363_AUXADC_RQST1 (0x1109) +#define MT6363_AUXADC_RQST3 (0x110c) +#define MT6363_SDMADC_RQST0 (0x110e) +#define MT6363_SDMADC_CON0 (0x11c4) +#define MT6363_AUXADC_IMP0 (0x1208) +#define MT6363_AUXADC_IMP1 (0x1209) + +/* voter */ +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_ADDR \ + MT6363_BUCK_VS2_VOTER_CON0 +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_MASK (0xFF) +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_SHIFT (0) +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_SET_ADDR \ + MT6363_BUCK_VS2_VOTER_CON0_SET +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_SET_MASK (0xFF) +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_SET_SHIFT (0) +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_CLR_ADDR \ + MT6363_BUCK_VS2_VOTER_CON0_CLR +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_CLR_MASK (0xFF) +#define MT6363_RG_BUCK_VS2_VOTER_EN_LO_CLR_SHIFT (0) +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_ADDR \ + MT6363_BUCK_VS2_VOTER_CON1 +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_MASK (0xF) +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_SHIFT (0) +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_SET_ADDR \ + MT6363_BUCK_VS2_VOTER_CON1_SET +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_SET_MASK (0xF) +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_SET_SHIFT (0) +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_CLR_ADDR \ + MT6363_BUCK_VS2_VOTER_CON1_CLR +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_CLR_MASK (0xF) +#define MT6363_RG_BUCK_VS2_VOTER_EN_HI_CLR_SHIFT (0) +#define MT6363_RG_BUCK_VS2_VOTER_VOSEL_ADDR \ + MT6363_BUCK_VS2_VOTER_CFG +#define MT6363_RG_BUCK_VS2_VOTER_VOSEL_MASK (0xFF) +#define MT6363_RG_BUCK_VS2_VOTER_VOSEL_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_ADDR \ + MT6363_BUCK_VS1_VOTER_CON0 +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_MASK (0xFF) +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_SET_ADDR \ + MT6363_BUCK_VS1_VOTER_CON0_SET +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_SET_MASK (0xFF) +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_SET_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_CLR_ADDR \ + MT6363_BUCK_VS1_VOTER_CON0_CLR +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_CLR_MASK (0xFF) +#define MT6363_RG_BUCK_VS1_VOTER_EN_LO_CLR_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_ADDR \ + MT6363_BUCK_VS1_VOTER_CON1 +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_MASK (0xF) +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_SET_ADDR \ + MT6363_BUCK_VS1_VOTER_CON1_SET +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_SET_MASK (0xF) +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_SET_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_CLR_ADDR \ + MT6363_BUCK_VS1_VOTER_CON1_CLR +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_CLR_MASK (0xF) +#define MT6363_RG_BUCK_VS1_VOTER_EN_HI_CLR_SHIFT (0) +#define MT6363_RG_BUCK_VS1_VOTER_VOSEL_ADDR \ + MT6363_BUCK_VS1_VOTER_CFG +#define MT6363_RG_BUCK_VS1_VOTER_VOSEL_MASK (0xFF) +#define MT6363_RG_BUCK_VS1_VOTER_VOSEL_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_ADDR \ + MT6363_BUCK_VS3_VOTER_CON0 +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_MASK (0xFF) +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_SET_ADDR \ + MT6363_BUCK_VS3_VOTER_CON0_SET +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_SET_MASK (0xFF) +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_SET_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_CLR_ADDR \ + MT6363_BUCK_VS3_VOTER_CON0_CLR +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_CLR_MASK (0xFF) +#define MT6363_RG_BUCK_VS3_VOTER_EN_LO_CLR_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_ADDR \ + MT6363_BUCK_VS3_VOTER_CON1 +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_MASK (0xF) +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_SET_ADDR \ + MT6363_BUCK_VS3_VOTER_CON1_SET +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_SET_MASK (0xF) +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_SET_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_CLR_ADDR \ + MT6363_BUCK_VS3_VOTER_CON1_CLR +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_CLR_MASK (0xF) +#define MT6363_RG_BUCK_VS3_VOTER_EN_HI_CLR_SHIFT (0) +#define MT6363_RG_BUCK_VS3_VOTER_VOSEL_ADDR \ + MT6363_BUCK_VS3_VOTER_CFG +#define MT6363_RG_BUCK_VS3_VOTER_VOSEL_MASK (0xFF) +#define MT6363_RG_BUCK_VS3_VOTER_VOSEL_SHIFT (0) + +#endif /* __MFD_MT6363_REGISTERS_H__ */ + diff --git a/include/linux/mfd/mt6373/core.h b/include/linux/mfd/mt6373/core.h new file mode 100644 index 000000000000..dd77d8cf29a2 --- /dev/null +++ b/include/linux/mfd/mt6373/core.h @@ -0,0 +1,94 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2021 MediaTek Inc. + */ + +#ifndef __MFD_MT6373_CORE_H__ +#define __MFD_MT6373_CORE_H__ + +#define MT6373_REG_WIDTH 8 + +enum mt6373_irq_top_status_shift { + MT6373_BUCK_TOP = 0, + MT6373_LDO_TOP, + MT6373_PSC_TOP, + MT6373_MISC_TOP, + MT6373_HK_TOP, + MT6373_SCK_TOP, + MT6373_BM_TOP, + MT6373_AUD_TOP, +}; + +enum mt6373_irq_numbers { + MT6373_IRQ_VBUCK0_OC, + MT6373_IRQ_VBUCK1_OC, + MT6373_IRQ_VBUCK2_OC, + MT6373_IRQ_VBUCK3_OC, + MT6373_IRQ_VBUCK4_OC, + MT6373_IRQ_VBUCK5_OC, + MT6373_IRQ_VBUCK6_OC, + MT6373_IRQ_VBUCK7_OC, + MT6373_IRQ_VBUCK8_OC, + MT6373_IRQ_VBUCK9_OC, + MT6373_IRQ_VAUD18_OC = 16, + MT6373_IRQ_VUSB_OC, + MT6373_IRQ_VAUX18_OC, + MT6373_IRQ_VRF13_AIF_OC, + MT6373_IRQ_VRF18_AIF_OC, + MT6373_IRQ_VRFIO18_AIF_OC, + MT6373_IRQ_VCN33_1_OC, + MT6373_IRQ_VCN33_2_OC, + MT6373_IRQ_VCN33_3_OC, + MT6373_IRQ_VCN18IO_OC, + MT6373_IRQ_VRF09_AIF_OC, + MT6373_IRQ_VRF12_AIF_OC, + MT6373_IRQ_VANT18_OC, + MT6373_IRQ_VSRAM_DIGRF_AIF_OC, + MT6373_IRQ_VMDDR_OC, + MT6373_IRQ_VEFUSE_OC, + MT6373_IRQ_VMCH_OC, + MT6373_IRQ_VMC_OC, + MT6373_IRQ_VIBR_OC, + MT6373_IRQ_VIO28_OC, + MT6373_IRQ_VFP_OC, + MT6373_IRQ_VTP_OC, + MT6373_IRQ_VSIM1_OC, + MT6373_IRQ_VSIM2_OC, + MT6373_IRQ_RCS0 = 56, + MT6373_IRQ_SPMI_CMD_ALERT, + MT6373_IRQ_BM_PROTREG = 62, + MT6373_IRQ_VRC_PROTREG, + MT6373_IRQ_BUCK_PROTREG = 64, + MT6373_IRQ_LDO_PROTREG, + MT6373_IRQ_PSC_PROTREG, + MT6373_IRQ_PLT_PROTREG, + MT6373_IRQ_HK_PROTREG, + MT6373_IRQ_SCK_PROTREG, + MT6373_IRQ_XPP_PROTREG, + MT6373_IRQ_TOP_PROTREG, + MT6373_IRQ_NR = 72, +}; + +#define MT6373_IRQ_BUCK_BASE MT6373_IRQ_VBUCK0_OC +#define MT6373_IRQ_LDO_BASE MT6373_IRQ_VAUD18_OC +#define MT6373_IRQ_MISC_BASE MT6373_IRQ_RCS0 + +#define MT6373_IRQ_BUCK_BITS \ + (MT6373_IRQ_VBUCK9_OC - MT6373_IRQ_BUCK_BASE + 1) +#define MT6373_IRQ_LDO_BITS \ + (MT6373_IRQ_VSIM2_OC - MT6373_IRQ_LDO_BASE + 1) +#define MT6373_IRQ_MISC_BITS \ + (MT6373_IRQ_TOP_PROTREG - MT6373_IRQ_MISC_BASE + 1) + +#define MT6373_TOP_GEN(sp) \ +{ \ + .hwirq_base = MT6373_IRQ_##sp##_BASE, \ + .num_int_regs = ((MT6373_IRQ_##sp##_BITS - 1) / MT6373_REG_WIDTH) + 1, \ + .en_reg = MT6373_##sp##_TOP_INT_CON0, \ + .en_reg_shift = 0x3, \ + .sta_reg = MT6373_##sp##_TOP_INT_STATUS0, \ + .sta_reg_shift = 0x1, \ + .top_offset = MT6373_##sp##_TOP, \ +} + +#endif /* __MFD_MT6373_CORE_H__ */ diff --git a/include/linux/mfd/mt6373/registers.h b/include/linux/mfd/mt6373/registers.h new file mode 100644 index 000000000000..05aef78abfdf --- /dev/null +++ b/include/linux/mfd/mt6373/registers.h @@ -0,0 +1,53 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2021 MediaTek Inc. + */ + + +#ifndef __MFD_MT6373_REGISTERS_H__ +#define __MFD_MT6373_REGISTERS_H__ + +/* PMIC Registers */ +#define MT6373_TOPSTATUS 0x1e +#define MT6373_MISC_TOP_INT_CON0 0x3c +#define MT6373_MISC_TOP_INT_CON1 0x3f +#define MT6373_MISC_TOP_INT_STATUS0 0x48 +#define MT6373_MISC_TOP_INT_STATUS1 0x49 +#define MT6373_TOP_INT_MASK_CON0 0x4c +#define MT6373_TOP_INT_MASK_CON0_SET 0x4d +#define MT6373_TOP_INT_MASK_CON0_CLR 0x4e +#define MT6373_TOP_INT_MASK_CON1 0x4f +#define MT6373_TOP_INT_MASK_CON1_SET 0x50 +#define MT6373_TOP_INT_MASK_CON1_CLR 0x51 +#define MT6373_TOP_INT_STATUS0 0x52 +#define MT6373_TOP_INT_STATUS1 0x53 +#define MT6373_HK_TOP_INT_CON0 0xf92 +#define MT6373_HK_TOP_INT_CON1 0xf95 +#define MT6373_HK_TOP_INT_STATUS0 0xf9e +#define MT6373_HK_TOP_INT_STATUS1 0xf9f +#define MT6373_AUXADC_ADC4_L 0x1090 +#define MT6373_AUXADC_ADC38_L 0x10c4 +#define MT6373_AUXADC_ADC39_L 0x10c6 +#define MT6373_AUXADC_ADC40_L 0x10c8 +#define MT6373_AUXADC_ADC_CH12_L 0x10d2 +#define MT6373_AUXADC_ADC_CH12_H 0x10d3 +#define MT6373_AUXADC_RQST0 0x1108 +#define MT6373_AUXADC_RQST1 0x1109 +#define MT6373_AUXADC_RQST3 0x110c +#define MT6373_SDMADC_RQST0 0x110e +#define MT6373_SDMADC_CON0 0x11c4 +#define MT6373_BUCK_TOP_INT_CON0 0x1411 +#define MT6373_BUCK_TOP_INT_CON1 0x1414 +#define MT6373_BUCK_TOP_INT_STATUS0 0x141d +#define MT6373_BUCK_TOP_INT_STATUS1 0x141e +#define MT6373_LDO_TOP_INT_CON0 0x1b10 +#define MT6373_LDO_TOP_INT_CON1 0x1b13 +#define MT6373_LDO_TOP_INT_CON2 0x1b16 +#define MT6373_LDO_TOP_INT_STATUS0 0x1b22 +#define MT6373_LDO_TOP_INT_STATUS1 0x1b23 +#define MT6373_LDO_TOP_INT_STATUS2 0x1b24 +#define MT6373_LDO_VMCH_CON0 0x1cb1 +#define MT6373_LDO_VMCH_CON1 0x1cb2 +#define MT6373_LDO_VMCH_CON2 0x1cb3 + +#endif /* __MFD_MT6373_REGISTERS_H__ */ From patchwork Fri Mar 14 07:32:30 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?THUgVGFuZyAo5rGk55KQKQ==?= X-Patchwork-Id: 14016393 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 22F89C282EC for ; Fri, 14 Mar 2025 08:00:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=L7WpmlUmujbq1rOXtz+c4tqVhQ23hTxb3WmIwRZU4hs=; b=eVBm+GoYuuuRptoppTNcUmyyi/ MX0tYktXvcwRj0BJinkH/FQVYpWjCXGL4jctt8AQetT5C6jAl9wei0Yan7f+LeZzR3LqsiGKHgxck 4hSXSpEXYp5okKI/8unXCJN0PYyQqY4khY6dhpWsHqWwS1SVUwKuKtt0KA6ciAu6yjZn6uSh5g2CF 81sJKZrVrJS12MZGwT9jJ6iVVo12hJY/GxYqTySjEwsR4T7GtgYYgnS/PL7ZeZJmf2Ms9SJ3Av3+9 BHBYTnuxnOTmlRG0mY5J8NFTb5ZIfW6eaST3IsZ2TlkJawPJaiNId0dvU65Qws0rc2LWmz57g5uga 7gd6VyyQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tszxr-0000000DNO7-3G6s; Fri, 14 Mar 2025 08:00:19 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tsztF-0000000DMYj-15PC; Fri, 14 Mar 2025 07:55:35 +0000 X-UUID: b322f69c00a911f083f2a1c9db70dae0-20250314 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=L7WpmlUmujbq1rOXtz+c4tqVhQ23hTxb3WmIwRZU4hs=; b=dvhtRfp/TOjJKih2GyLn7UeGsyQDYiR0wIQGKVeJrvFhFNCDmFpZlRr3jFjJY3ywM2D99F3C0i77j94/CqRIf6RccaDYvBPG/bl/dAKM3dpWBPdH0NvtD3BCzO9xnnt2H3/fkMhbVP7xIJjU1hzhhEiFd8HR5ifbGEtFWggiIH4=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.2.1,REQID:0c5f3bce-920a-40b2-9f2b-1db4e2fd2dff,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:0ef645f,CLOUDID:f6575e8c-f5b8-47d5-8cf3-b68fe7530c9a,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|50,EDM:-3 ,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV :0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: b322f69c00a911f083f2a1c9db70dae0-20250314 Received: from mtkmbs09n2.mediatek.inc [(172.21.101.94)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1006666643; Fri, 14 Mar 2025 00:55:30 -0700 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs11n1.mediatek.inc (172.21.101.185) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.28; Fri, 14 Mar 2025 15:55:27 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.28 via Frontend Transport; Fri, 14 Mar 2025 15:55:26 +0800 From: Lu.Tang To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dmitry Torokhov , Lee Jones , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang , Linus Walleij , Liam Girdwood , Mark Brown , Stephen Boyd , Chen Zhong , Sen Chu CC: , , , , , , , , Lu.Tang Subject: [PATCH 4/5] spmi: mediatek: modify spmi dirver for mt8196 Date: Fri, 14 Mar 2025 15:32:30 +0800 Message-ID: <20250314073307.25092-5-Lu.Tang@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250314073307.25092-1-Lu.Tang@mediatek.com> References: <20250314073307.25092-1-Lu.Tang@mediatek.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250314_005533_326440_944E3913 X-CRM114-Status: GOOD ( 23.20 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: "Lu.Tang" Modify spmi driver for mt8196 pmic. Add pmif_s/pmif_m controller and rcs irq handler. Signed-off-by: Lu.Tang --- drivers/spmi/spmi-mtk-pmif.c | 1040 +++++++++++++++++++++++++++++++--- 1 file changed, 976 insertions(+), 64 deletions(-) diff --git a/drivers/spmi/spmi-mtk-pmif.c b/drivers/spmi/spmi-mtk-pmif.c index 160d36f7d238..36f7ef80e7c4 100644 --- a/drivers/spmi/spmi-mtk-pmif.c +++ b/drivers/spmi/spmi-mtk-pmif.c @@ -1,14 +1,20 @@ // SPDX-License-Identifier: GPL-2.0 // -// Copyright (c) 2021 MediaTek Inc. +// Copyright (c) 2024 MediaTek Inc. #include #include +#include +#include +#include #include #include +#include +#include #include #include #include +#include #define SWINF_IDLE 0x00 #define SWINF_WFVLDCLR 0x06 @@ -21,14 +27,21 @@ #define PMIF_CMD_EXT_REG_LONG 3 #define PMIF_DELAY_US 10 -#define PMIF_TIMEOUT_US (10 * 1000) +#define PMIF_TIMEOUT_US (100 * 1000) #define PMIF_CHAN_OFFSET 0x5 +#define PMIF_CAPS_VER_1 1 +#define PMIF_CAPS_VER_2 2 + #define PMIF_MAX_CLKS 3 #define SPMI_OP_ST_BUSY 1 +#define SPMI_SOC_CHANNEL 2 + +#define PMIF_IRQDESC(name) { #name, pmif_##name##_irq_handler, -1} + struct ch_reg { u32 ch_sta; u32 wdata; @@ -41,25 +54,53 @@ struct pmif_data { const u32 *regs; const u32 *spmimst_regs; u32 soc_chan; + u32 caps; }; struct pmif { - void __iomem *base; - void __iomem *spmimst_base; + void __iomem *pmif_base[2]; + void __iomem *spmimst_base[2]; struct ch_reg chan; struct clk_bulk_data clks[PMIF_MAX_CLKS]; size_t nclks; const struct pmif_data *data; - raw_spinlock_t lock; + raw_spinlock_t lock_m; + raw_spinlock_t lock_p; + struct spmi_controller *spmic; + struct wakeup_source *pmif_m_Thread_lock; + struct wakeup_source *pmif_p_Thread_lock; + struct mutex pmif_m_mutex; + struct mutex pmif_p_mutex; + int irq; + int irq_p; + struct irq_domain *domain; + struct irq_chip irq_chip; + struct irq_chip irq_chip_p; + int rcs_irq; + int rcs_irq_p; + struct mutex rcs_m_irqlock; + struct mutex rcs_p_irqlock; + bool *rcs_enable_hwirq; + int spmi_nack_irq; + int spmi_p_nack_irq; }; static const char * const pmif_clock_names[] = { "pmif_sys_ck", "pmif_tmr_ck", "spmimst_clk_mux", }; +struct pmif_irq_desc { + const char *name; + irq_handler_t irq_handler; + int irq; +}; + enum pmif_regs { PMIF_INIT_DONE, PMIF_INF_EN, + MD_AUXADC_RDATA_0_ADDR, + MD_AUXADC_RDATA_1_ADDR, + MD_AUXADC_RDATA_2_ADDR, PMIF_ARB_EN, PMIF_CMDISSUE_EN, PMIF_TIMER_CTRL, @@ -103,6 +144,11 @@ enum pmif_regs { PMIF_SWINF_3_RDATA_31_0, PMIF_SWINF_3_ACC, PMIF_SWINF_3_VLD_CLR, + PMIF_PMIC_SWINF_0_PER, + PMIF_PMIC_SWINF_1_PER, + PMIF_ACC_VIO_INFO_0, + PMIF_ACC_VIO_INFO_1, + PMIF_ACC_VIO_INFO_2, }; static const u32 mt6873_regs[] = { @@ -201,6 +247,63 @@ static const u32 mt8195_regs[] = { [PMIF_SWINF_3_STA] = 0x08E8, }; +static const u32 mt6xxx_regs[] = { + [PMIF_INIT_DONE] = 0x0000, + [PMIF_INF_EN] = 0x0024, + [MD_AUXADC_RDATA_0_ADDR] = 0x0080, + [MD_AUXADC_RDATA_1_ADDR] = 0x0084, + [MD_AUXADC_RDATA_2_ADDR] = 0x0088, + [PMIF_ARB_EN] = 0x0150, + [PMIF_CMDISSUE_EN] = 0x03B8, + [PMIF_TIMER_CTRL] = 0x03E4, + [PMIF_SPI_MODE_CTRL] = 0x0408, + [PMIF_IRQ_EVENT_EN_0] = 0x0420, + [PMIF_IRQ_FLAG_0] = 0x0428, + [PMIF_IRQ_CLR_0] = 0x042C, + [PMIF_IRQ_EVENT_EN_1] = 0x0430, + [PMIF_IRQ_FLAG_1] = 0x0438, + [PMIF_IRQ_CLR_1] = 0x043C, + [PMIF_IRQ_EVENT_EN_2] = 0x0440, + [PMIF_IRQ_FLAG_2] = 0x0448, + [PMIF_IRQ_CLR_2] = 0x044C, + [PMIF_IRQ_EVENT_EN_3] = 0x0450, + [PMIF_IRQ_FLAG_3] = 0x0458, + [PMIF_IRQ_CLR_3] = 0x045C, + [PMIF_IRQ_EVENT_EN_4] = 0x0460, + [PMIF_IRQ_FLAG_4] = 0x0468, + [PMIF_IRQ_CLR_4] = 0x046C, + [PMIF_WDT_EVENT_EN_0] = 0x0474, + [PMIF_WDT_FLAG_0] = 0x0478, + [PMIF_WDT_EVENT_EN_1] = 0x047C, + [PMIF_WDT_FLAG_1] = 0x0480, + [PMIF_SWINF_0_ACC] = 0x0800, + [PMIF_SWINF_0_WDATA_31_0] = 0x0804, + [PMIF_SWINF_0_RDATA_31_0] = 0x0814, + [PMIF_SWINF_0_VLD_CLR] = 0x0824, + [PMIF_SWINF_0_STA] = 0x0828, + [PMIF_SWINF_1_ACC] = 0x0840, + [PMIF_SWINF_1_WDATA_31_0] = 0x0844, + [PMIF_SWINF_1_RDATA_31_0] = 0x0854, + [PMIF_SWINF_1_VLD_CLR] = 0x0864, + [PMIF_SWINF_1_STA] = 0x0868, + [PMIF_SWINF_2_ACC] = 0x0880, + [PMIF_SWINF_2_WDATA_31_0] = 0x0884, + [PMIF_SWINF_2_RDATA_31_0] = 0x0894, + [PMIF_SWINF_2_VLD_CLR] = 0x08A4, + [PMIF_SWINF_2_STA] = 0x08A8, + [PMIF_SWINF_3_ACC] = 0x08C0, + [PMIF_SWINF_3_WDATA_31_0] = 0x08C4, + [PMIF_SWINF_3_RDATA_31_0] = 0x08D4, + [PMIF_SWINF_3_VLD_CLR] = 0x08E4, + [PMIF_SWINF_3_STA] = 0x08E8, + [PMIF_PMIC_SWINF_0_PER] = 0x093C, + [PMIF_PMIC_SWINF_1_PER] = 0x0940, + [PMIF_ACC_VIO_INFO_0] = 0x0980, + [PMIF_ACC_VIO_INFO_1] = 0x0984, + [PMIF_ACC_VIO_INFO_2] = 0x0988, + +}; + enum spmi_regs { SPMI_OP_ST_CTRL, SPMI_GRP_ID_EN, @@ -262,26 +365,132 @@ static const u32 mt8195_spmi_regs[] = { [SPMI_MST_DBG] = 0x00FC, }; -static u32 pmif_readl(struct pmif *arb, enum pmif_regs reg) +static const u32 mt6853_spmi_regs[] = { + [SPMI_OP_ST_CTRL] = 0x0000, + [SPMI_GRP_ID_EN] = 0x0004, + [SPMI_OP_ST_STA] = 0x0008, + [SPMI_MST_SAMPL] = 0x000C, + [SPMI_MST_REQ_EN] = 0x0010, + [SPMI_MST_RCS_CTRL] = 0x0014, + [SPMI_SLV_3_0_EINT] = 0x0020, + [SPMI_SLV_7_4_EINT] = 0x0024, + [SPMI_SLV_B_8_EINT] = 0x0028, + [SPMI_SLV_F_C_EINT] = 0x002C, + [SPMI_REC_CTRL] = 0x0040, + [SPMI_REC0] = 0x0044, + [SPMI_REC1] = 0x0048, + [SPMI_REC2] = 0x004C, + [SPMI_REC3] = 0x0050, + [SPMI_REC4] = 0x0054, + [SPMI_REC_CMD_DEC] = 0x005C, + [SPMI_DEC_DBG] = 0x00F8, + [SPMI_MST_DBG] = 0x00FC, +}; + +enum { + IRQ_LAT_LIMIT_REACHED = 6, + IRQ_HW_MONITOR = 7, + IRQ_WDT = 8, + /* MT6833/MT6877 series */ + IRQ_HW_MONITOR_V3 = 12, + IRQ_WDT_V3 = 13, + IRQ_ALL_PMIC_MPU_VIO_V3 = 14, + /* MT6885/MT6873 series */ + IRQ_PMIC_CMD_ERR_PARITY_ERR = 17, + IRQ_PMIF_ACC_VIO = 20, + IRQ_PMIC_ACC_VIO = 21, + /* MT6985/MT6897 */ + IRQ_PMIF_ACC_VIO_V3 = 27, + /* MT6853 series */ + IRQ_PMIF_ACC_VIO_V2 = 31, +}; + +enum { + IRQ_PMIC_ACC_VIO_V2 = 0, + IRQ_PMIF_SWINF_ACC_ERR_0 = 3, + IRQ_PMIF_SWINF_ACC_ERR_1 = 4, + IRQ_PMIF_SWINF_ACC_ERR_2 = 5, + IRQ_PMIF_SWINF_ACC_ERR_3 = 6, + IRQ_PMIF_SWINF_ACC_ERR_4 = 7, + IRQ_PMIF_SWINF_ACC_ERR_5 = 8, + IRQ_HW_MONITOR_V2 = 18, + IRQ_WDT_V2 = 19, + IRQ_ALL_PMIC_MPU_VIO_V2 = 20, + IRQ_PMIF_SWINF_ACC_ERR_0_V2 = 23, + IRQ_PMIF_SWINF_ACC_ERR_1_V2 = 24, + IRQ_PMIF_SWINF_ACC_ERR_2_V2 = 25, + IRQ_PMIF_SWINF_ACC_ERR_3_V2 = 26, + IRQ_PMIF_SWINF_ACC_ERR_4_V2 = 27, + IRQ_PMIF_SWINF_ACC_ERR_5_V2 = 28, + /* MT6983/MT6879 */ + IRQ_HW_MONITOR_V4 = 29, + IRQ_WDT_V4 = 30, + IRQ_ALL_PMIC_MPU_VIO_V4 = 31, +}; + +struct spmi_dev { + int exist; + int slvid; + unsigned int path; + unsigned short hwcid_addr; + unsigned char hwcid_val; +}; + +static struct spmi_dev spmidev[16]; + +static void spmi_dev_parse(struct platform_device *pdev) { - return readl(arb->base + arb->data->regs[reg]); + int i = 0, j = 0, ret = 0; + u32 spmi_dev_mask = 0; + + ret = of_property_read_u32(pdev->dev.of_node, "spmi-dev-mask", + &spmi_dev_mask); + if (ret) + dev_info(&pdev->dev, "No spmi-dev-mask found in dts, default all PMIC on SPMI-M\n"); + + j = spmi_dev_mask; + for (i = 0; i < 16; i++) { + if (j & BIT(i)) + spmidev[i].path = 1; /* slvid i is in path p */ + else + spmidev[i].path = 0; + } +} + +unsigned long long get_current_time_ms(void) +{ + unsigned long long cur_ts; + + cur_ts = sched_clock(); + do_div(cur_ts, 1000000); + return cur_ts; } -static void pmif_writel(struct pmif *arb, u32 val, enum pmif_regs reg) +static u32 pmif_readl(void __iomem *addr, struct pmif *arb, enum pmif_regs reg) { - writel(val, arb->base + arb->data->regs[reg]); + return readl(addr + arb->data->regs[reg]); } -static void mtk_spmi_writel(struct pmif *arb, u32 val, enum spmi_regs reg) +static void pmif_writel(void __iomem *addr, struct pmif *arb, u32 val, enum pmif_regs reg) { - writel(val, arb->spmimst_base + arb->data->spmimst_regs[reg]); + writel(val, addr + arb->data->regs[reg]); } -static bool pmif_is_fsm_vldclr(struct pmif *arb) +static void mtk_spmi_writel(void __iomem *addr, struct pmif *arb, u32 val, enum spmi_regs reg) +{ + writel(val, addr + arb->data->spmimst_regs[reg]); +} + +static u32 mtk_spmi_readl(void __iomem *addr, struct pmif *arb, enum spmi_regs reg) +{ + return readl(addr + arb->data->spmimst_regs[reg]); +} + +static bool pmif_is_fsm_vldclr(void __iomem *addr, struct pmif *arb) { u32 reg_rdata; - reg_rdata = pmif_readl(arb, arb->chan.ch_sta); + reg_rdata = pmif_readl(addr, arb, arb->chan.ch_sta); return GET_SWINF(reg_rdata) == SWINF_WFVLDCLR; } @@ -298,8 +507,8 @@ static int pmif_arb_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid) cmd = opc - SPMI_CMD_RESET; - mtk_spmi_writel(arb, (cmd << 0x4) | sid, SPMI_OP_ST_CTRL); - ret = readl_poll_timeout_atomic(arb->spmimst_base + arb->data->spmimst_regs[SPMI_OP_ST_STA], + mtk_spmi_writel(arb->spmimst_base[spmidev[sid].path], arb, (cmd << 0x4) | sid, SPMI_OP_ST_CTRL); + ret = readl_poll_timeout_atomic(arb->spmimst_base[spmidev[sid].path] + arb->data->spmimst_regs[SPMI_OP_ST_STA], rdata, (rdata & SPMI_OP_ST_BUSY) == SPMI_OP_ST_BUSY, PMIF_DELAY_US, PMIF_TIMEOUT_US); if (ret < 0) @@ -315,7 +524,7 @@ static int pmif_spmi_read_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, struct ch_reg *inf_reg; int ret; u32 data, cmd; - unsigned long flags; + unsigned long flags_m; /* Check for argument validation. */ if (sid & ~0xf) { @@ -336,31 +545,31 @@ static int pmif_spmi_read_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, else return -EINVAL; - raw_spin_lock_irqsave(&arb->lock, flags); + raw_spin_lock_irqsave(&arb->lock_m, flags_m); /* Wait for Software Interface FSM state to be IDLE. */ inf_reg = &arb->chan; - ret = readl_poll_timeout_atomic(arb->base + arb->data->regs[inf_reg->ch_sta], + ret = readl_poll_timeout_atomic(arb->pmif_base[spmidev[sid].path] + arb->data->regs[inf_reg->ch_sta], data, GET_SWINF(data) == SWINF_IDLE, PMIF_DELAY_US, PMIF_TIMEOUT_US); if (ret < 0) { /* set channel ready if the data has transferred */ - if (pmif_is_fsm_vldclr(arb)) - pmif_writel(arb, 1, inf_reg->ch_rdy); - raw_spin_unlock_irqrestore(&arb->lock, flags); + if (pmif_is_fsm_vldclr(arb->pmif_base[spmidev[sid].path], arb)) + pmif_writel(arb->pmif_base[spmidev[sid].path], arb, 1, inf_reg->ch_rdy); + raw_spin_unlock_irqrestore(&arb->lock_m, flags_m); dev_err(&ctrl->dev, "failed to wait for SWINF_IDLE\n"); return ret; } /* Send the command. */ cmd = (opc << 30) | (sid << 24) | ((len - 1) << 16) | addr; - pmif_writel(arb, cmd, inf_reg->ch_send); - raw_spin_unlock_irqrestore(&arb->lock, flags); + pmif_writel(arb->pmif_base[spmidev[sid].path], arb, cmd, inf_reg->ch_send); + raw_spin_unlock_irqrestore(&arb->lock_m, flags_m); /* * Wait for Software Interface FSM state to be WFVLDCLR, * read the data and clear the valid flag. */ - ret = readl_poll_timeout_atomic(arb->base + arb->data->regs[inf_reg->ch_sta], + ret = readl_poll_timeout_atomic(arb->pmif_base[spmidev[sid].path] + arb->data->regs[inf_reg->ch_sta], data, GET_SWINF(data) == SWINF_WFVLDCLR, PMIF_DELAY_US, PMIF_TIMEOUT_US); if (ret < 0) { @@ -368,9 +577,9 @@ static int pmif_spmi_read_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, return ret; } - data = pmif_readl(arb, inf_reg->rdata); + data = pmif_readl(arb->pmif_base[spmidev[sid].path], arb, inf_reg->rdata); memcpy(buf, &data, len); - pmif_writel(arb, 1, inf_reg->ch_rdy); + pmif_writel(arb->pmif_base[spmidev[sid].path], arb, 1, inf_reg->ch_rdy); return 0; } @@ -382,7 +591,7 @@ static int pmif_spmi_write_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, struct ch_reg *inf_reg; int ret; u32 data, wdata, cmd; - unsigned long flags; + unsigned long flags_m; /* Check for argument validation. */ if (unlikely(sid & ~0xf)) { @@ -409,27 +618,27 @@ static int pmif_spmi_write_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, /* Set the write data. */ memcpy(&wdata, buf, len); - raw_spin_lock_irqsave(&arb->lock, flags); + raw_spin_lock_irqsave(&arb->lock_m, flags_m); /* Wait for Software Interface FSM state to be IDLE. */ inf_reg = &arb->chan; - ret = readl_poll_timeout_atomic(arb->base + arb->data->regs[inf_reg->ch_sta], + ret = readl_poll_timeout_atomic(arb->pmif_base[spmidev[sid].path] + arb->data->regs[inf_reg->ch_sta], data, GET_SWINF(data) == SWINF_IDLE, PMIF_DELAY_US, PMIF_TIMEOUT_US); if (ret < 0) { /* set channel ready if the data has transferred */ - if (pmif_is_fsm_vldclr(arb)) - pmif_writel(arb, 1, inf_reg->ch_rdy); - raw_spin_unlock_irqrestore(&arb->lock, flags); + if (pmif_is_fsm_vldclr(arb->pmif_base[spmidev[sid].path], arb)) + pmif_writel(arb->pmif_base[spmidev[sid].path], arb, 1, inf_reg->ch_rdy); + raw_spin_unlock_irqrestore(&arb->lock_m, flags_m); dev_err(&ctrl->dev, "failed to wait for SWINF_IDLE\n"); return ret; } - pmif_writel(arb, wdata, inf_reg->wdata); + pmif_writel(arb->pmif_base[spmidev[sid].path], arb, wdata, inf_reg->wdata); /* Send the command. */ cmd = (opc << 30) | BIT(29) | (sid << 24) | ((len - 1) << 16) | addr; - pmif_writel(arb, cmd, inf_reg->ch_send); - raw_spin_unlock_irqrestore(&arb->lock, flags); + pmif_writel(arb->pmif_base[spmidev[sid].path], arb, cmd, inf_reg->ch_send); + raw_spin_unlock_irqrestore(&arb->lock_m, flags_m); return 0; } @@ -437,15 +646,642 @@ static int pmif_spmi_write_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, static const struct pmif_data mt6873_pmif_arb = { .regs = mt6873_regs, .spmimst_regs = mt6873_spmi_regs, - .soc_chan = 2, + .soc_chan = SPMI_SOC_CHANNEL, + .caps = PMIF_CAPS_VER_1, }; static const struct pmif_data mt8195_pmif_arb = { .regs = mt8195_regs, .spmimst_regs = mt8195_spmi_regs, - .soc_chan = 2, + .soc_chan = SPMI_SOC_CHANNEL, + .caps = PMIF_CAPS_VER_1, }; +static const struct pmif_data mt6xxx_pmif_arb = { + .regs = mt6xxx_regs, + .spmimst_regs = mt6853_spmi_regs, + .soc_chan = SPMI_SOC_CHANNEL, + .caps = PMIF_CAPS_VER_2, +}; +static void mtk_spmi_readl_datas(struct pmif *arb, int id, unsigned int *spmi_nack, + unsigned int *spmi_nack_data, unsigned int *spmi_rcs_nack, + unsigned int *spmi_debug_nack, unsigned int *spmi_mst_nack) +{ + if (id < 0 || id >= PMIF_CAPS_VER_2) { + dev_err(&arb->spmic->dev, "%s Invalid id: %d\n", __func__, id); + return; + } + *spmi_nack = mtk_spmi_readl(arb->spmimst_base[id], arb, SPMI_REC0); + *spmi_nack_data = mtk_spmi_readl(arb->spmimst_base[id], arb, SPMI_REC1); + *spmi_rcs_nack = mtk_spmi_readl(arb->spmimst_base[id], arb, SPMI_REC_CMD_DEC); + *spmi_debug_nack = mtk_spmi_readl(arb->spmimst_base[id], arb, SPMI_DEC_DBG); + *spmi_mst_nack = mtk_spmi_readl(arb->spmimst_base[id], arb, SPMI_MST_DBG); +} +static irqreturn_t spmi_nack_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + int sid = 0; + unsigned int spmi_nack = 0, spmi_p_nack = 0, spmi_nack_data = 0, spmi_p_nack_data = 0; + unsigned int spmi_rcs_nack = 0, spmi_debug_nack = 0, spmi_mst_nack = 0, + spmi_p_rcs_nack = 0, spmi_p_debug_nack = 0, spmi_p_mst_nack = 0; + u8 rdata = 0, rdata1 = 0; + unsigned short mt6316INTSTA = 0x240, hwcidaddr_mt6316 = 0x209, VIO18_SWITCH_6363 = 0x53, + hwcidaddr_mt6363 = 0x9; + + mutex_lock(&arb->pmif_m_mutex); + + mtk_spmi_readl_datas(arb, 0, &spmi_nack, &spmi_nack_data, &spmi_rcs_nack, + &spmi_debug_nack, &spmi_mst_nack); + if (!IS_ERR(arb->spmimst_base[1])) { + mtk_spmi_readl_datas(arb, 1, &spmi_p_nack, &spmi_p_nack_data, &spmi_p_rcs_nack, + &spmi_p_debug_nack, &spmi_p_mst_nack); + } + if ((spmi_nack & 0xD8) || (spmi_p_nack & 0xD8)) { + if (spmi_p_nack & 0xD8) { + for (sid = 0x8; sid >= 0x6; sid--) { + arb->spmic->read_cmd(arb->spmic, SPMI_CMD_EXT_READL, sid, + mt6316INTSTA, &rdata, 1); + arb->spmic->read_cmd(arb->spmic, SPMI_CMD_EXT_READL, sid, + hwcidaddr_mt6316, &rdata1, 1); + dev_notice(&arb->spmic->dev, "%s slvid 0x%x INT_RAW_STA 0x%x cid 0x%x\n", + __func__, sid, rdata, rdata1); + } + } + dev_notice(&arb->spmic->dev, "%s spmi transaction fail irq triggered", __func__); + dev_notice(&arb->spmic->dev, "SPMI_REC0 m/p:0x%x/0x%x SPMI_REC1 m/p 0x%x/0x%x\n", + spmi_nack, spmi_p_nack, spmi_nack_data, spmi_p_nack_data); + } + if ((spmi_rcs_nack & 0xC0000) || (spmi_p_rcs_nack & 0xC0000)) { + dev_notice(&arb->spmic->dev, "%s spmi_rcs transaction fail irq triggered SPMI_REC_CMD_DEC m/p:0x%x/0x%x\n", + __func__, spmi_rcs_nack, spmi_p_rcs_nack); + } + if ((spmi_debug_nack & 0xF0000) || (spmi_p_debug_nack & 0xF0000)) { + dev_notice(&arb->spmic->dev, "%s spmi_debug_nack transaction fail irq triggered SPMI_DEC_DBG m/p: 0x%x/0x%x\n", + __func__, spmi_debug_nack, spmi_p_debug_nack); + } + if ((spmi_mst_nack & 0xC0000) || (spmi_p_mst_nack & 0xC0000)) { + dev_notice(&arb->spmic->dev, "%s spmi_mst_nack transaction fail irq triggered SPMI_MST_DBG m/p: 0x%x/0x%x\n", + __func__, spmi_mst_nack, spmi_p_mst_nack); + } + if ((spmi_nack & 0x20) || (spmi_p_nack & 0x20)) { + dev_notice(&arb->spmic->dev, "%s spmi transaction fail (Read) irq triggered", __func__); + dev_notice(&arb->spmic->dev, "SPMI_REC0 m/p:0x%x/0x%x SPMI_REC1 m/p 0x%x/0x%x\n", + spmi_nack, spmi_p_nack, spmi_nack_data, spmi_p_nack_data); + } + + if ((spmi_nack & 0xF8) || (spmi_rcs_nack & 0xC0000) || + (spmi_debug_nack & 0xF0000) || (spmi_mst_nack & 0xC0000)) { + mtk_spmi_writel(arb->spmimst_base[0], arb, 0x3, SPMI_REC_CTRL); + } else if ((spmi_p_nack & 0xF8) || (spmi_p_rcs_nack & 0xC0000) || + (spmi_p_debug_nack & 0xF0000) || (spmi_p_mst_nack & 0xC0000)) { + if (spmi_p_nack & 0xD8) { + dev_notice(&arb->spmic->dev, "%s SPMI_REC0 m/p:0x%x/0x%x, SPMI_REC1 m/p:0x%x/0x%x\n", + __func__, spmi_nack, spmi_p_nack, spmi_nack_data, spmi_p_nack_data); + dev_notice(&arb->spmic->dev, "%s SPMI_REC_CMD_DEC m/p:0x%x/0x%x\n", __func__, + spmi_rcs_nack, spmi_p_rcs_nack); + dev_notice(&arb->spmic->dev, "%s SPMI_DEC_DBG m/p:0x%x/0x%x\n", __func__, + spmi_debug_nack, spmi_p_debug_nack); + dev_notice(&arb->spmic->dev, "%s SPMI_MST_DBG m/p:0x%x/0x%x\n", __func__, + spmi_mst_nack, spmi_p_mst_nack); + arb->spmic->read_cmd(arb->spmic, SPMI_CMD_EXT_READL, 0x4, + hwcidaddr_mt6363, &rdata, 1); + arb->spmic->read_cmd(arb->spmic, SPMI_CMD_EXT_READL, 0x4, + VIO18_SWITCH_6363, &rdata1, 1); + dev_notice(&arb->spmic->dev, "%s 6363 CID/VIO18_SWITCH 0x%x/0x%x\n", __func__, rdata, rdata1); + } + mtk_spmi_writel(arb->spmimst_base[1], arb, 0x3, SPMI_REC_CTRL); + } else + dev_notice(&arb->spmic->dev, "%s IRQ not cleared\n", __func__); + + mutex_unlock(&arb->pmif_m_mutex); + + return IRQ_HANDLED; +} +static int spmi_nack_irq_register(struct platform_device *pdev, + struct pmif *arb, int irq) +{ + int ret = 0; + ret = devm_request_threaded_irq(&pdev->dev, irq, NULL, + spmi_nack_irq_handler, + IRQF_TRIGGER_HIGH | IRQF_ONESHOT | IRQF_SHARED, + "spmi_nack_irq", arb); + if (ret < 0) { + dev_notice(&pdev->dev, "request %s irq fail\n", + "spmi_nack_irq"); + } + return ret; +} +static void rcs_irq_lock(struct irq_data *data) +{ + struct pmif *arb = irq_data_get_irq_chip_data(data); + mutex_lock(&arb->rcs_m_irqlock); +} +static void rcs_irq_sync_unlock(struct irq_data *data) +{ + struct pmif *arb = irq_data_get_irq_chip_data(data); + mutex_unlock(&arb->rcs_m_irqlock); +} +static void rcs_irq_enable(struct irq_data *data) +{ + unsigned int hwirq = irqd_to_hwirq(data); + struct pmif *arb = irq_data_get_irq_chip_data(data); + arb->rcs_enable_hwirq[hwirq] = true; +} +static void rcs_irq_disable(struct irq_data *data) +{ + unsigned int hwirq = irqd_to_hwirq(data); + struct pmif *arb = irq_data_get_irq_chip_data(data); + arb->rcs_enable_hwirq[hwirq] = false; +} +static int rcs_irq_set_wake(struct irq_data *data, unsigned int on) +{ + struct pmif *arb = irq_data_get_irq_chip_data(data); + return irq_set_irq_wake(arb->rcs_irq, on); +} +static int rcs_irq_p_set_wake(struct irq_data *data, unsigned int on) +{ + struct pmif *arb = irq_data_get_irq_chip_data(data); + return irq_set_irq_wake(arb->rcs_irq_p, on); +} +static const struct irq_chip rcs_irq_chip = { + .name = "rcs_irq", + .irq_bus_lock = rcs_irq_lock, + .irq_bus_sync_unlock = rcs_irq_sync_unlock, + .irq_enable = rcs_irq_enable, + .irq_disable = rcs_irq_disable, + .irq_set_wake = rcs_irq_set_wake, +}; + +static const struct irq_chip rcs_irq_chip_p = { + .name = "rcs_irq_p", + .irq_bus_lock = rcs_irq_lock, + .irq_bus_sync_unlock = rcs_irq_sync_unlock, + .irq_enable = rcs_irq_enable, + .irq_disable = rcs_irq_disable, + .irq_set_wake = rcs_irq_p_set_wake, +}; +static int rcs_irq_map(struct irq_domain *d, unsigned int virq, + irq_hw_number_t hw) +{ + struct pmif *arb = d->host_data; + irq_set_chip_data(virq, arb); + irq_set_chip(virq, &arb->irq_chip); + irq_set_nested_thread(virq, 1); + irq_set_parent(virq, arb->rcs_irq); + irq_set_noprobe(virq); + return 0; +} +static const struct irq_domain_ops rcs_irq_domain_ops = { + .map = rcs_irq_map, + .xlate = irq_domain_xlate_onetwocell, +}; +static void pmif_lat_limit_reached_irq_handler(int irq, void *data) +{ +} +static void pmif_acc_vio_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF ACC violation debug info\n"); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF-M\n"); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF_ACC_VIO_INFO_0 = 0x%x\n", pmif_readl(arb->pmif_base[0], + arb, PMIF_ACC_VIO_INFO_0)); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF_ACC_VIO_INFO_1 = 0x%x\n", pmif_readl(arb->pmif_base[0], + arb, PMIF_ACC_VIO_INFO_1)); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF_ACC_VIO_INFO_2 = 0x%x\n", pmif_readl(arb->pmif_base[0], + arb, PMIF_ACC_VIO_INFO_2)); + if (!IS_ERR(arb->pmif_base[1])) { + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF-P\n"); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF_ACC_VIO_INFO_0 = 0x%x\n", pmif_readl(arb->pmif_base[1], + arb, PMIF_ACC_VIO_INFO_0)); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF_ACC_VIO_INFO_1 = 0x%x\n", pmif_readl(arb->pmif_base[1], + arb, PMIF_ACC_VIO_INFO_1)); + dev_notice(&arb->spmic->dev, "[PMIF]:PMIF_ACC_VIO_INFO_2 = 0x%x\n", pmif_readl(arb->pmif_base[1], + arb, PMIF_ACC_VIO_INFO_2)); + } +} +static void pmif_wdt_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + pmif_writel(arb->pmif_base[0], arb, 0x40000000, PMIF_IRQ_CLR_0); + if (!IS_ERR(arb->pmif_base[1])) + pmif_writel(arb->pmif_base[1], arb, 0x40000000, PMIF_IRQ_CLR_0); + dev_notice(&arb->spmic->dev, "[PMIF]:WDT IRQ HANDLER DONE\n"); +} +static void pmif_pmif_acc_vio_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; +#if (IS_ENABLED(CONFIG_MTK_AEE_FEATURE)) + aee_kernel_warning("PMIF", "PMIF:pmif_acc_vio"); +#endif + dev_notice(&arb->spmic->dev, "[PMIF]:pmif_acc_vio\n"); +} +static void pmif_pmic_acc_vio_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; +#if (IS_ENABLED(CONFIG_MTK_AEE_FEATURE)) + aee_kernel_warning("PMIF", "PMIF:pmic_acc_vio"); +#endif + dev_notice(&arb->spmic->dev, "[PMIF]:pmic_acc_vio\n"); +} +static void pmif_cmd_err_parity_err_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; +#if (IS_ENABLED(CONFIG_MTK_AEE_FEATURE)) + aee_kernel_warning("PMIF", "PMIF:parity error"); +#endif + dev_notice(&arb->spmic->dev, "[PMIF]:parity error\n"); +} +static void pmif_hw_monitor_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; +#if (IS_ENABLED(CONFIG_MTK_AEE_FEATURE)) + aee_kernel_warning("PMIF", "PMIF:pmif_hw_monitor_match"); +#endif + dev_notice(&arb->spmic->dev, "[PMIF]:pmif_hw_monitor_match\n"); +} +static void pmif_swinf_acc_err_irq_handler(int irq, void *data, u32 val) +{ + struct pmif *arb = data; + pmif_writel(arb->pmif_base[0], arb, val, MD_AUXADC_RDATA_0_ADDR); + pmif_writel(arb->pmif_base[0], arb, (u32)get_current_time_ms(), MD_AUXADC_RDATA_1_ADDR); + if (!IS_ERR(arb->pmif_base[1])) { + pmif_writel(arb->pmif_base[1], arb, val, MD_AUXADC_RDATA_0_ADDR); + pmif_writel(arb->pmif_base[1], arb, (u32)get_current_time_ms(), MD_AUXADC_RDATA_1_ADDR); + } + dev_notice(&arb->spmic->dev, "[PMIF]:SWINF_ACC_ERR:%d\n", val); +} +static irqreturn_t pmif_event_0_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + int irq_f = 0, irq_f_p = 0, idx = 0; + __pm_stay_awake(arb->pmif_m_Thread_lock); + mutex_lock(&arb->pmif_m_mutex); + irq_f = pmif_readl(arb->pmif_base[0], arb, PMIF_IRQ_FLAG_0); + if (!IS_ERR(arb->pmif_base[1])) + irq_f_p = pmif_readl(arb->pmif_base[1], arb, PMIF_IRQ_FLAG_0); + if ((irq_f == 0) && (irq_f_p == 0)) { + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_NONE; + } + for (idx = 0; idx < 32; idx++) { + if (((irq_f & (0x1 << idx)) != 0) || ((irq_f_p & (0x1 << idx)) != 0)) { + switch (idx) { + case IRQ_PMIF_ACC_VIO_V3: + pmif_acc_vio_irq_handler(irq, data); + break; + case IRQ_WDT_V4: + pmif_wdt_irq_handler(irq, data); + break; + case IRQ_ALL_PMIC_MPU_VIO_V4: + pmif_pmif_acc_vio_irq_handler(irq, data); + break; + default: + dev_notice(&arb->spmic->dev, "%s IRQ[%d] triggered\n", + __func__, idx); + break; + } + if (irq_f) + pmif_writel(arb->pmif_base[0], arb, irq_f, PMIF_IRQ_CLR_0); + else if (irq_f_p) + pmif_writel(arb->pmif_base[1], arb, irq_f_p, PMIF_IRQ_CLR_0); + else + dev_notice(&arb->spmic->dev, "%s IRQ[%d] is not cleared due to empty flags\n", + __func__, idx); + break; + } + } + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_HANDLED; +} +static irqreturn_t pmif_event_1_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + int irq_f = 0, irq_f_p = 0, idx = 0; + __pm_stay_awake(arb->pmif_m_Thread_lock); + mutex_lock(&arb->pmif_m_mutex); + irq_f = pmif_readl(arb->pmif_base[0], arb, PMIF_IRQ_FLAG_1); + if (!IS_ERR(arb->pmif_base[1])) + irq_f_p = pmif_readl(arb->pmif_base[1], arb, PMIF_IRQ_FLAG_1); + if ((irq_f == 0) && (irq_f_p == 0)) { + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_NONE; + } + for (idx = 0; idx < 32; idx++) { + if (((irq_f & (0x1 << idx)) != 0) || ((irq_f_p & (0x1 << idx)) != 0)) { + switch (idx) { + default: + dev_notice(&arb->spmic->dev, "%s IRQ[%d] triggered\n", + __func__, idx); + break; + } + if (irq_f) + pmif_writel(arb->pmif_base[0], arb, irq_f, PMIF_IRQ_CLR_1); + else if (irq_f_p) + pmif_writel(arb->pmif_base[1], arb, irq_f_p, PMIF_IRQ_CLR_1); + else + dev_notice(&arb->spmic->dev, "%s IRQ[%d] is not cleared due to empty flags\n", + __func__, idx); + break; + } + } + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_HANDLED; +} +static irqreturn_t pmif_event_2_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + int irq_f = 0, irq_f_p = 0, idx = 0; + __pm_stay_awake(arb->pmif_m_Thread_lock); + mutex_lock(&arb->pmif_m_mutex); + irq_f = pmif_readl(arb->pmif_base[0], arb, PMIF_IRQ_FLAG_2); + if (!IS_ERR(arb->pmif_base[1])) + irq_f_p = pmif_readl(arb->pmif_base[1], arb, PMIF_IRQ_FLAG_2); + if ((irq_f == 0) && (irq_f_p == 0)) { + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_NONE; + } + for (idx = 0; idx < 32; idx++) { + if (((irq_f & (0x1 << idx)) != 0) || ((irq_f_p & (0x1 << idx)) != 0)) { + switch (idx) { + case IRQ_PMIC_CMD_ERR_PARITY_ERR: + pmif_cmd_err_parity_err_irq_handler(irq, data); + break; + case IRQ_PMIF_ACC_VIO_V2: + pmif_pmif_acc_vio_irq_handler(irq, data); + break; + case IRQ_PMIC_ACC_VIO: + pmif_pmic_acc_vio_irq_handler(irq, data); + break; + default: + dev_notice(&arb->spmic->dev, "%s IRQ[%d] triggered\n", + __func__, idx); + break; + } + if (irq_f) + pmif_writel(arb->pmif_base[0], arb, irq_f, PMIF_IRQ_CLR_2); + else if (irq_f_p) + pmif_writel(arb->pmif_base[1], arb, irq_f_p, PMIF_IRQ_CLR_2); + else + dev_notice(&arb->spmic->dev, "%s IRQ[%d] is not cleared due to empty flags\n", + __func__, idx); + break; + } + } + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_HANDLED; +} +static irqreturn_t pmif_event_3_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + int irq_f = 0, irq_f_p = 0, idx = 0; + __pm_stay_awake(arb->pmif_m_Thread_lock); + mutex_lock(&arb->pmif_m_mutex); + irq_f = pmif_readl(arb->pmif_base[0], arb, PMIF_IRQ_FLAG_3); + if (!IS_ERR(arb->pmif_base[1])) + irq_f_p = pmif_readl(arb->pmif_base[1], arb, PMIF_IRQ_FLAG_3); + if ((irq_f == 0) && (irq_f_p == 0)) { + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_NONE; + } + for (idx = 0; idx < 32; idx++) { + if (((irq_f & (0x1 << idx)) != 0) || ((irq_f_p & (0x1 << idx)) != 0)) { + switch (idx) { + case IRQ_PMIF_SWINF_ACC_ERR_0: + case IRQ_PMIF_SWINF_ACC_ERR_0_V2: + pmif_swinf_acc_err_irq_handler(irq, data, 0x0); + break; + case IRQ_PMIF_SWINF_ACC_ERR_1: + case IRQ_PMIF_SWINF_ACC_ERR_1_V2: + pmif_swinf_acc_err_irq_handler(irq, data, 0x1); + break; + case IRQ_PMIF_SWINF_ACC_ERR_2: + case IRQ_PMIF_SWINF_ACC_ERR_2_V2: + pmif_swinf_acc_err_irq_handler(irq, data, 0x2); + break; + case IRQ_LAT_LIMIT_REACHED: + case IRQ_PMIF_SWINF_ACC_ERR_3_V2: + if (arb->data->caps == 1) + pmif_lat_limit_reached_irq_handler(irq, data); + else + pmif_swinf_acc_err_irq_handler(irq, data, 0x3); + break; + case IRQ_PMIF_SWINF_ACC_ERR_4: + case IRQ_PMIF_SWINF_ACC_ERR_4_V2: + pmif_swinf_acc_err_irq_handler(irq, data, 0x4); + break; + case IRQ_PMIF_SWINF_ACC_ERR_5: + case IRQ_PMIF_SWINF_ACC_ERR_5_V2: + pmif_swinf_acc_err_irq_handler(irq, data, 0x5); + break; + case IRQ_HW_MONITOR_V2: + case IRQ_HW_MONITOR_V3: + pmif_hw_monitor_irq_handler(irq, data); + break; + case IRQ_WDT_V2: + case IRQ_WDT_V3: + pmif_wdt_irq_handler(irq, data); + break; + case IRQ_PMIC_ACC_VIO_V2: + pmif_pmic_acc_vio_irq_handler(irq, data); + break; + case IRQ_ALL_PMIC_MPU_VIO_V2: + case IRQ_ALL_PMIC_MPU_VIO_V3: + pmif_pmif_acc_vio_irq_handler(irq, data); + break; + default: + dev_notice(&arb->spmic->dev, "%s IRQ[%d] triggered\n", __func__, idx); + break; + } + if (irq_f) { + if ((!(irq_f & (0x1 << IRQ_PMIF_SWINF_ACC_ERR_0))) && + (!(irq_f & (0x1 << IRQ_PMIF_SWINF_ACC_ERR_0_V2)))) + pmif_writel(arb->pmif_base[0], arb, irq_f, PMIF_IRQ_CLR_3); + } else if (irq_f_p) { + if ((!(irq_f_p & (0x1 << IRQ_PMIF_SWINF_ACC_ERR_0))) && + (!(irq_f & (0x1 << IRQ_PMIF_SWINF_ACC_ERR_0_V2)))) + pmif_writel(arb->pmif_base[1], arb, irq_f_p, PMIF_IRQ_CLR_3); + } else + dev_notice(&arb->spmic->dev, "%s IRQ[%d] is not cleared due to empty flags\n", + __func__, idx); + break; + } + } + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_HANDLED; +} +static irqreturn_t pmif_event_4_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + int irq_f = 0, irq_f_p = 0, idx = 0; + __pm_stay_awake(arb->pmif_m_Thread_lock); + mutex_lock(&arb->pmif_m_mutex); + irq_f = pmif_readl(arb->pmif_base[0], arb, PMIF_IRQ_FLAG_4); + if (!IS_ERR(arb->pmif_base[1])) + irq_f_p = pmif_readl(arb->pmif_base[1], arb, PMIF_IRQ_FLAG_4); + if ((irq_f == 0) && (irq_f_p == 0)) { + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_NONE; + } + for (idx = 0; idx < 32; idx++) { + if (((irq_f & (0x1 << idx)) != 0) || ((irq_f_p & (0x1 << idx)) != 0)) { + switch (idx) { + default: + dev_notice(&arb->spmic->dev, "%s IRQ[%d] triggered\n", + __func__, idx); + break; + } + if (irq_f) + pmif_writel(arb->pmif_base[0], arb, irq_f, PMIF_IRQ_CLR_4); + else if (irq_f_p) + pmif_writel(arb->pmif_base[1], arb, irq_f_p, PMIF_IRQ_CLR_4); + else + dev_notice(&arb->spmic->dev, "%s IRQ[%d] is not cleared due to empty flags\n", + __func__, idx); + break; + } + } + mutex_unlock(&arb->pmif_m_mutex); + __pm_relax(arb->pmif_m_Thread_lock); + return IRQ_HANDLED; +} +static struct pmif_irq_desc pmif_event_irq[] = { + PMIF_IRQDESC(event_0), + PMIF_IRQDESC(event_1), + PMIF_IRQDESC(event_2), + PMIF_IRQDESC(event_3), + PMIF_IRQDESC(event_4), +}; +static void pmif_irq_register(struct platform_device *pdev, + struct pmif *arb, int irq) +{ + int i = 0, ret = 0; + u32 irq_event_en[5] = {0}; + for (i = 0; i < ARRAY_SIZE(pmif_event_irq); i++) { + if (!pmif_event_irq[i].name) + continue; + ret = devm_request_threaded_irq(&pdev->dev, irq, NULL, + pmif_event_irq[i].irq_handler, + IRQF_TRIGGER_HIGH | IRQF_ONESHOT | IRQF_SHARED, + pmif_event_irq[i].name, arb); + if (ret < 0) { + dev_notice(&pdev->dev, "request %s irq fail\n", + pmif_event_irq[i].name); + continue; + } + pmif_event_irq[i].irq = irq; + } + ret = of_property_read_u32_array(pdev->dev.of_node, "irq-event-en", + irq_event_en, ARRAY_SIZE(irq_event_en)); + pmif_writel(arb->pmif_base[0], arb, irq_event_en[0] | pmif_readl(arb->pmif_base[0], + arb, PMIF_IRQ_EVENT_EN_0), PMIF_IRQ_EVENT_EN_0); + pmif_writel(arb->pmif_base[0], arb, irq_event_en[1] | pmif_readl(arb->pmif_base[0], + arb, PMIF_IRQ_EVENT_EN_1), PMIF_IRQ_EVENT_EN_1); + pmif_writel(arb->pmif_base[0], arb, irq_event_en[2] | pmif_readl(arb->pmif_base[0], + arb, PMIF_IRQ_EVENT_EN_2), PMIF_IRQ_EVENT_EN_2); + pmif_writel(arb->pmif_base[0], arb, irq_event_en[3] | pmif_readl(arb->pmif_base[0], + arb, PMIF_IRQ_EVENT_EN_3), PMIF_IRQ_EVENT_EN_3); + pmif_writel(arb->pmif_base[0], arb, irq_event_en[4] | pmif_readl(arb->pmif_base[0], + arb, PMIF_IRQ_EVENT_EN_4), PMIF_IRQ_EVENT_EN_4); + if (!IS_ERR(arb->pmif_base[1])) { + pmif_writel(arb->pmif_base[1], arb, irq_event_en[0] | pmif_readl(arb->pmif_base[1], + arb, PMIF_IRQ_EVENT_EN_0), PMIF_IRQ_EVENT_EN_0); + pmif_writel(arb->pmif_base[1], arb, irq_event_en[1] | pmif_readl(arb->pmif_base[1], + arb, PMIF_IRQ_EVENT_EN_1), PMIF_IRQ_EVENT_EN_1); + pmif_writel(arb->pmif_base[1], arb, irq_event_en[2] | pmif_readl(arb->pmif_base[1], + arb, PMIF_IRQ_EVENT_EN_2), PMIF_IRQ_EVENT_EN_2); + pmif_writel(arb->pmif_base[1], arb, irq_event_en[3] | pmif_readl(arb->pmif_base[1], + arb, PMIF_IRQ_EVENT_EN_3), PMIF_IRQ_EVENT_EN_3); + pmif_writel(arb->pmif_base[1], arb, irq_event_en[4] | pmif_readl(arb->pmif_base[1], + arb, PMIF_IRQ_EVENT_EN_4), PMIF_IRQ_EVENT_EN_4); + } +} +static irqreturn_t rcs_irq_handler(int irq, void *data) +{ + struct pmif *arb = data; + unsigned int slv_irq_sta, slv_irq_sta_p; + int i; + + for (i = 0; i < SPMI_MAX_SLAVE_ID; i++) { + slv_irq_sta = mtk_spmi_readl(arb->spmimst_base[0], arb, SPMI_SLV_3_0_EINT + (i / 4)); + slv_irq_sta = (slv_irq_sta >> ((i % 4) * 8)) & 0xFF; + if (!IS_ERR(arb->spmimst_base[1])) { + slv_irq_sta_p = mtk_spmi_readl(arb->spmimst_base[1], arb, SPMI_SLV_3_0_EINT + (i / 4)); + slv_irq_sta_p = (slv_irq_sta_p >> ((i % 4) * 8)) & 0xFF; + } + if (slv_irq_sta) { + mtk_spmi_writel(arb->spmimst_base[0], arb, (0xFF << ((i % 4) * 8)), + SPMI_SLV_3_0_EINT + (i / 4)); + if (arb->rcs_enable_hwirq[i] && slv_irq_sta) { + dev_info(&arb->spmic->dev, + "hwirq=%d, sta=0x%x\n", i, slv_irq_sta); + handle_nested_irq(irq_find_mapping(arb->domain, i)); + } + } else { + if (!IS_ERR(arb->spmimst_base[1])) { + mtk_spmi_writel(arb->spmimst_base[1], arb, (0xFF << ((i % 4) * 8)), + SPMI_SLV_3_0_EINT + (i / 4)); + if (arb->rcs_enable_hwirq[i] && slv_irq_sta_p) { + dev_info(&arb->spmic->dev, + "hwirq=%d, sta=0x%x\n", i, slv_irq_sta_p); + handle_nested_irq(irq_find_mapping(arb->domain, i)); + } + } + } + } + return IRQ_HANDLED; +} +static int rcs_irq_register(struct platform_device *pdev, + struct pmif *arb, int irq) +{ + int i, ret = 0; + mutex_init(&arb->rcs_m_irqlock); + mutex_init(&arb->rcs_p_irqlock); + arb->rcs_enable_hwirq = devm_kcalloc(&pdev->dev, SPMI_MAX_SLAVE_ID, + sizeof(*arb->rcs_enable_hwirq), + GFP_KERNEL); + if (!arb->rcs_enable_hwirq) + return -ENOMEM; + if (arb->rcs_irq == irq) + arb->irq_chip = rcs_irq_chip; + else if (arb->rcs_irq_p == irq) + arb->irq_chip_p = rcs_irq_chip_p; + else + dev_notice(&pdev->dev, "no rcs irq %d registered\n", irq); + arb->domain = irq_domain_add_linear(pdev->dev.of_node, + SPMI_MAX_SLAVE_ID, + &rcs_irq_domain_ops, arb); + if (!arb->domain) { + dev_notice(&pdev->dev, "Failed to create IRQ domain\n"); + return -ENODEV; + } + for (i = 0; i < SPMI_MAX_SLAVE_ID; i++) { + mtk_spmi_writel(arb->spmimst_base[0], arb, (0xFF << ((i % 4) * 8)), + SPMI_SLV_3_0_EINT + (i / 4)); + if (!IS_ERR(arb->spmimst_base[1])) { + mtk_spmi_writel(arb->spmimst_base[1], arb, (0xFF << ((i % 4) * 8)), + SPMI_SLV_3_0_EINT + (i / 4)); + } + } + ret = devm_request_threaded_irq(&pdev->dev, irq, NULL, + rcs_irq_handler, IRQF_ONESHOT, + rcs_irq_chip.name, arb); + if (ret < 0) { + dev_notice(&pdev->dev, "Failed to request IRQ=%d, ret = %d\n", + irq, ret); + return ret; + } + enable_irq_wake(irq); + return ret; +} static int mtk_spmi_probe(struct platform_device *pdev) { struct pmif *arb; @@ -457,41 +1293,50 @@ static int mtk_spmi_probe(struct platform_device *pdev) if (IS_ERR(ctrl)) return PTR_ERR(ctrl); + ctrl->cmd = pmif_arb_cmd; + ctrl->read_cmd = pmif_spmi_read_cmd; + ctrl->write_cmd = pmif_spmi_write_cmd; arb = spmi_controller_get_drvdata(ctrl); + arb->spmic = ctrl; arb->data = device_get_match_data(&pdev->dev); if (!arb->data) { dev_err(&pdev->dev, "Cannot get drv_data\n"); return -EINVAL; } - arb->base = devm_platform_ioremap_resource_byname(pdev, "pmif"); - if (IS_ERR(arb->base)) - return PTR_ERR(arb->base); - - arb->spmimst_base = devm_platform_ioremap_resource_byname(pdev, "spmimst"); - if (IS_ERR(arb->spmimst_base)) - return PTR_ERR(arb->spmimst_base); - - arb->nclks = ARRAY_SIZE(pmif_clock_names); - for (i = 0; i < arb->nclks; i++) - arb->clks[i].id = pmif_clock_names[i]; - - err = clk_bulk_get(&pdev->dev, arb->nclks, arb->clks); - if (err) { - dev_err(&pdev->dev, "Failed to get clocks: %d\n", err); - return err; - } - - err = clk_bulk_prepare_enable(arb->nclks, arb->clks); - if (err) { - dev_err(&pdev->dev, "Failed to enable clocks: %d\n", err); - goto err_put_clks; + arb->pmif_base[0] = devm_platform_ioremap_resource_byname(pdev, "pmif"); + if (IS_ERR(arb->pmif_base[0])) + return PTR_ERR(arb->pmif_base[0]); + + arb->spmimst_base[0] = devm_platform_ioremap_resource_byname(pdev, "spmimst"); + if (IS_ERR(arb->spmimst_base[0])) + return PTR_ERR(arb->spmimst_base[0]); + + arb->pmif_base[1] = devm_platform_ioremap_resource_byname(pdev, "pmif-p"); + if (IS_ERR(arb->pmif_base[1])) + dev_notice(&pdev->dev, "[PMIF]:no pmif-p found\n"); + arb->spmimst_base[1] = devm_platform_ioremap_resource_byname(pdev, "spmimst-p"); + if (IS_ERR(arb->spmimst_base[1])) + dev_notice(&pdev->dev, "[PMIF]:no spmimst-p found\n"); + if (arb->data->caps == 1) { + + arb->nclks = ARRAY_SIZE(pmif_clock_names); + for (i = 0; i < arb->nclks; i++) + arb->clks[i].id = pmif_clock_names[i]; + + err = clk_bulk_get(&pdev->dev, arb->nclks, arb->clks); + if (err) { + dev_err(&pdev->dev, "Failed to get clocks: %d\n", err); + return err; + } + + err = clk_bulk_prepare_enable(arb->nclks, arb->clks); + if (err) { + dev_err(&pdev->dev, "Failed to enable clocks: %d\n", err); + goto err_put_clks; + } } - ctrl->cmd = pmif_arb_cmd; - ctrl->read_cmd = pmif_spmi_read_cmd; - ctrl->write_cmd = pmif_spmi_write_cmd; - chan_offset = PMIF_CHAN_OFFSET * arb->data->soc_chan; arb->chan.ch_sta = PMIF_SWINF_0_STA + chan_offset; arb->chan.wdata = PMIF_SWINF_0_WDATA_31_0 + chan_offset; @@ -499,7 +1344,71 @@ static int mtk_spmi_probe(struct platform_device *pdev) arb->chan.ch_send = PMIF_SWINF_0_ACC + chan_offset; arb->chan.ch_rdy = PMIF_SWINF_0_VLD_CLR + chan_offset; - raw_spin_lock_init(&arb->lock); + raw_spin_lock_init(&arb->lock_m); + raw_spin_lock_init(&arb->lock_p); + arb->pmif_m_Thread_lock = + wakeup_source_register(NULL, "pmif_m wakelock"); + arb->pmif_p_Thread_lock = + wakeup_source_register(NULL, "pmif_p wakelock"); + mutex_init(&arb->pmif_m_mutex); + mutex_init(&arb->pmif_p_mutex); + if (arb->data->caps == 2) { + arb->irq = platform_get_irq_byname(pdev, "pmif_irq"); + if (arb->irq < 0) { + dev_notice(&pdev->dev, + "Failed to get pmif_irq, ret = %d\n", arb->irq); + } + pmif_irq_register(pdev, arb, arb->irq); + arb->irq_p = platform_get_irq_byname(pdev, "pmif_p_irq"); + if (arb->irq_p < 0) { + dev_notice(&pdev->dev, + "Failed to get pmif_p_irq, ret = %d\n", arb->irq_p); + } + pmif_irq_register(pdev, arb, arb->irq_p); + arb->rcs_irq = platform_get_irq_byname(pdev, "rcs_irq"); + if (arb->rcs_irq < 0) { + dev_notice(&pdev->dev, + "Failed to get rcs_irq, ret = %d\n", arb->rcs_irq); + } else { + err = rcs_irq_register(pdev, arb, arb->rcs_irq); + if (err) + dev_notice(&pdev->dev, + "Failed to register rcs_irq, ret = %d\n", arb->rcs_irq); + } + arb->rcs_irq_p = platform_get_irq_byname(pdev, "rcs_irq_p"); + if (arb->rcs_irq_p < 0) { + dev_notice(&pdev->dev, + "Failed to get rcs_irq_p, ret = %d\n", arb->rcs_irq_p); + } else { + err = rcs_irq_register(pdev, arb, arb->rcs_irq_p); + if (err) + dev_notice(&pdev->dev, + "Failed to register rcs_irq_p, ret = %d\n", arb->rcs_irq_p); + } + arb->spmi_nack_irq = platform_get_irq_byname(pdev, "spmi_nack_irq"); + if (arb->spmi_nack_irq < 0) { + dev_notice(&pdev->dev, + "Failed to get spmi_nack_irq, ret = %d\n", arb->spmi_nack_irq); + } else { + err = spmi_nack_irq_register(pdev, arb, arb->spmi_nack_irq); + if (err) + dev_notice(&pdev->dev, + "Failed to register spmi_nack_irq, ret = %d\n", + arb->spmi_nack_irq); + } + arb->spmi_p_nack_irq = platform_get_irq_byname(pdev, "spmi_p_nack_irq"); + if (arb->spmi_p_nack_irq < 0) { + dev_notice(&pdev->dev, + "Failed to get spmi_p_nack_irq, ret = %d\n", arb->spmi_p_nack_irq); + } else { + err = spmi_nack_irq_register(pdev, arb, arb->spmi_p_nack_irq); + if (err) + dev_notice(&pdev->dev, + "Failed to register spmi_p_nack_irq, ret = %d\n", + arb->spmi_p_nack_irq); + } + } + spmi_dev_parse(pdev); platform_set_drvdata(pdev, ctrl); @@ -533,6 +1442,9 @@ static const struct of_device_id mtk_spmi_match_table[] = { }, { .compatible = "mediatek,mt8195-spmi", .data = &mt8195_pmif_arb, + }, { + .compatible = "mediatek,mt8196-spmi", + .data = &mt6xxx_pmif_arb, }, { /* sentinel */ }, From patchwork Fri Mar 14 07:32:31 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?THUgVGFuZyAo5rGk55KQKQ==?= X-Patchwork-Id: 14016399 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BB82BC282EC for ; Fri, 14 Mar 2025 08:03:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=YeVPzS50yaHINy2hyaHmo427d2ZmemrCtOQyBXxOGLc=; b=cO117Qvd0PEGb8F5pgzeMIvtzR nO0agn2CRkVI72g7k7/LYEo+rKaRn4IqfPm5zBtbdizbunCFxK0Dd4fOPg/rk5pJKfRCrfFtgbvS0 dJXHWUo05J4EATxfzgD3vNfqbeE6XA4+UltPp2hNWOWxsO/bpMeckSEDhB1Z3P/DzdXeMT8VCpCAS MIs1GCzImvWPa5jIrdxGAs867A/qLXf/0Imm0pVNn+JPNdzFxGP1bFJiHtn4NgoAP3oKCNty0tdAY ba6eFCL0hd/fFb7YBGwXInaTToTYTdOHbdpfBhMil8TG15TCI0GfCk/fnNZSwKdi0weJ/vPTOaX56 MWTrCRbA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tt019-0000000DNxM-3j1W; Fri, 14 Mar 2025 08:03:43 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tsztG-0000000DMZE-3jW7; Fri, 14 Mar 2025 07:55:36 +0000 X-UUID: b4dd632800a911f0a1e849db4cc18d44-20250314 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=YeVPzS50yaHINy2hyaHmo427d2ZmemrCtOQyBXxOGLc=; b=uYFtcfRwdxaj2iS21RarYs0NybjH/gJXTkpxGu7gB+bb9CZNKKaFzHVB+8Ok+F2h+55CFTT7AW0ctkB2bYbOhY37wEBhkDtuo6Oq5F4sZ9DbNz95V1gqOobphRk+sfFGgEjR2I/cy7ImCGuGIK3Y+e5odC+iDryIioBdNywiC+M=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.2.1,REQID:8ea04dc7-641e-4f27-984e-e100741f63e0,IP:0,UR L:25,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:25 X-CID-META: VersionHash:0ef645f,CLOUDID:1c585e8c-f5b8-47d5-8cf3-b68fe7530c9a,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|50,EDM:-3 ,IP:nil,URL:11|83|1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OS A:0,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULN X-UUID: b4dd632800a911f0a1e849db4cc18d44-20250314 Received: from mtkmbs11n1.mediatek.inc [(172.21.101.185)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 465315324; Fri, 14 Mar 2025 00:55:33 -0700 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by MTKMBS09N2.mediatek.inc (172.21.101.94) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.28; Fri, 14 Mar 2025 15:55:30 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.28 via Frontend Transport; Fri, 14 Mar 2025 15:55:29 +0800 From: Lu.Tang To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dmitry Torokhov , Lee Jones , Matthias Brugger , AngeloGioacchino Del Regno , Sean Wang , Linus Walleij , Liam Girdwood , Mark Brown , Stephen Boyd , Chen Zhong , Sen Chu CC: , , , , , , , , Lu.Tang Subject: [PATCH 5/5] dt-bindings: pmic: mediatek: Add pmic documents Date: Fri, 14 Mar 2025 15:32:31 +0800 Message-ID: <20250314073307.25092-6-Lu.Tang@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250314073307.25092-1-Lu.Tang@mediatek.com> References: <20250314073307.25092-1-Lu.Tang@mediatek.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250314_005534_932059_30BDC41B X-CRM114-Status: GOOD ( 17.22 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add new pmic mfd and adc documents for mt8196 Signed-off-by: Lu.Tang --- .../iio/adc/mediatek,spmi-pmic-auxadc.yaml | 31 ++++ .../bindings/input/mediatek,pmic-keys.yaml | 1 + .../bindings/mfd/mediatek,mt6685.yaml | 50 +++++ .../bindings/mfd/mediatek,spmi-pmic.yaml | 173 ++++++++++++++++++ .../pinctrl/mediatek,mt65xx-pinctrl.yaml | 1 + 5 files changed, 256 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/mediatek,spmi-pmic-auxadc.yaml create mode 100644 Documentation/devicetree/bindings/mfd/mediatek,mt6685.yaml create mode 100644 Documentation/devicetree/bindings/mfd/mediatek,spmi-pmic.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/mediatek,spmi-pmic-auxadc.yaml b/Documentation/devicetree/bindings/iio/adc/mediatek,spmi-pmic-auxadc.yaml new file mode 100644 index 000000000000..250782ad7d01 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/mediatek,spmi-pmic-auxadc.yaml @@ -0,0 +1,31 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/mediatek,spmi-pmic-auxadc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek SPMI PMIC AUXADC + +maintainers: + - Lu Tang + +description: + The Auxiliary Analog/Digital Converter (AUXADC) is an ADC found + in some MediaTek PMICs, performing various PMIC related measurements + such as battery and PMIC internal voltage regulators temperatures, + other than voltages for various PMIC internal components. + +properties: + compatible: + enum: + - mediatek,mt6363-auxadc + - mediatek,mt6373-auxadc + + "#io-channel-cells": + const: 1 + +required: + - compatible + - "#io-channel-cells" + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml b/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml index b95435bd6a9b..ce760039d4c2 100644 --- a/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml +++ b/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml @@ -31,6 +31,7 @@ properties: - mediatek,mt6358-keys - mediatek,mt6359-keys - mediatek,mt6397-keys + - mediatek,mt6363-keys power-off-time-sec: true diff --git a/Documentation/devicetree/bindings/mfd/mediatek,mt6685.yaml b/Documentation/devicetree/bindings/mfd/mediatek,mt6685.yaml new file mode 100644 index 000000000000..d3276df8952b --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/mediatek,mt6685.yaml @@ -0,0 +1,50 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/mediatek,mt6685.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek MT6685 Clock IC + +maintainers: + - Lu Tang + +description: | + MT6685 is a clock IC. + Please see the sub-modules below for supported features. + + MT6685 is a multifunction device with the following sub modules: + - RTC + - Clock + +properties: + compatible: + const: mediatek,mt6685 + + interrupts: + maxItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + +required: + - compatible + +additionalProperties: false + +examples: + - | + #include + #include + #include + + spmi { + mfd@9 { + compatible = "mediatek,mt6685"; + reg = <0x9 SPMI_USID>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; diff --git a/Documentation/devicetree/bindings/mfd/mediatek,spmi-pmic.yaml b/Documentation/devicetree/bindings/mfd/mediatek,spmi-pmic.yaml new file mode 100644 index 000000000000..a8f1231623cf --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/mediatek,spmi-pmic.yaml @@ -0,0 +1,173 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/mediatek,spmi-pmic.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek SPMI PMICs multi-function device + +maintainers: + - Lu Tang + +description: | + Some Mediatek PMICs are interfaced to the chip via the SPMI (System Power + Management Interface) bus. + + The Mediatek SPMI series includes the MT6363, MT6373, MT6316 and other + PMICs.Please see the sub-modules below for supported features. + + MT6363/MT6373 is a multifunction device with the following sub modules: + - Regulators + - ADC + - GPIO + - Keys + MT6316 is a multifunction device with the following sub modules: + - Regulators + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt6363 + - mediatek,mt6373 + - mediatek,mt6316 + + interrupts: + maxItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + regulators: + type: object + description: + List of child nodes that specify the regulators. + additionalProperties: true + + properties: + compatible: + oneOf: + - enum: + - mediatek,mt6363-regulator + - mediatek,mt6373-regulator + - mediatek,mt6316-regulator + + required: + - compatible + + adc: + type: object + $ref: /schemas/iio/adc/mediatek,spmi-pmic-auxadc.yaml# + unevaluatedProperties: false + + keys: + type: object + $ref: /schemas/input/mediatek,pmic-keys.yaml + unevaluatedProperties: false + description: + Power and Home keys. + + pinctrl: + type: object + $ref: /schemas/pinctrl/mediatek,mt65xx-pinctrl.yaml + unevaluatedProperties: false + description: + Pin controller + +required: + - compatible + - regulators + +additionalProperties: false + +examples: + - | + #include + #include + #include + + spmi { + main_pmic: pmic@4 { + compatible = "mediatek,mt6363"; + reg = <0x4 SPMI_USID>; + interrupts = <0x4 IRQ_TYPE_NONE>; + #address-cells = <0>; + interrupt-controller; + #interrupt-cells = <2>; + + mt6363keys: keys { + compatible = "mediatek,mt6363-keys"; + mediatek,long-press-mode = <1>; + power-off-time-sec = <0>; + + power { + linux,keycodes = <116>; + wakeup-source; + }; + + home { + linux,keycodes = <115>; + }; + }; + + mt6363_pio: pinctrl { + compatible = "mediatek,mt6363-pinctrl"; + gpio-controller; + #gpio-cells = <2>; + }; + + mt6363regulator: regulators { + compatible = "mediatek,mt6363-regulator"; + + mt6363_vs2: vs2 { + regulator-name = "mt6363_vs2"; + regulator-allowed-modes = <0 1 2>; + regulator-always-on; + regulator-allow-set-load; + }; + + mt6363_vbuck1: vbuck1 { + regulator-name = "mt6363_vbuck1"; + regulator-allowed-modes = <0 1 2>; + }; + + mt6363_vbuck2: vbuck2 { + regulator-name = "mt6363_vbuck2"; + regulator-allowed-modes = <0 1 2>; + }; + + mt6363_vbuck3: vbuck3 { + regulator-name = "mt6363_vbuck3"; + regulator-allowed-modes = <0 1 2>; + }; + + mt6363_vbuck4: vbuck4 { + regulator-name = "mt6363_vbuck4"; + regulator-allowed-modes = <0 1 2>; + }; + + mt6363_vbuck5: vbuck5 { + regulator-name = "mt6363_vbuck5"; + regulator-allowed-modes = <0 1 2>; + }; + + mt6363_vbuck6: vbuck6 { + regulator-name = "mt6363_vbuck6"; + regulator-allowed-modes = <0 1 2>; + }; + + mt6363_vbuck7: vbuck7 { + regulator-name = "mt6363_vbuck7"; + regulator-allowed-modes = <0 1 2>; + }; + + // ... + + mt6363_isink_load: isink-load { + regulator-name = "mt6363_isink_load"; + }; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml index bccff08a5ba3..bf3ba58a7705 100644 --- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml @@ -17,6 +17,7 @@ properties: enum: - mediatek,mt2701-pinctrl - mediatek,mt2712-pinctrl + - mediatek,mt6363-pinctrl - mediatek,mt6397-pinctrl - mediatek,mt7623-pinctrl - mediatek,mt8127-pinctrl