From patchwork Mon Mar 24 09:08:38 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 14026942 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0a-0014ca01.pphosted.com [208.84.65.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 356461EB5D7; Mon, 24 Mar 2025 09:08:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.84.65.235 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807333; cv=fail; b=S07MuE16UAX7VT0oCqUbgpSJY42A8RqHX5Depq24QZxTZHvfU2vkFQtHoksWd18g+8v6ypRYJ95iItrJ0DxWuak1ZzEt8ELO/u/hxvuHhBV0JLpVEG6GTddYQ6mpQ9LkihTbwIlYYE96Z81UV/tx4dsyBRAyWoJiHBR65mHkb2g= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807333; c=relaxed/simple; bh=J1446KP7KXPvn0qmPQkUxNWkEggHpSzNXPQv6MtJooM=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=WPk4HJQRbgAlM3aSbwkpabNsLv1Ggi17SgT0gd5utRm40Qu3LEkSXl7mlOz3HiMjl1LcPU/AB6WXUYRA/rBt6fKMttLktkBVs1ATLQW2Rrqka3K9sQ3tiR9Svoqt4MdYoQtqxf83MbkPcp2o3Lijx831XUnj174hPwuoM03DFTY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=ep0OQR4G; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=EZ+dca+N; arc=fail smtp.client-ip=208.84.65.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="ep0OQR4G"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="EZ+dca+N" Received: from pps.filterd (m0042385.ppops.net [127.0.0.1]) by mx0a-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52NMuHSX027610; Mon, 24 Mar 2025 02:08:40 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=3MLoc0sZMmIX7ioSaL0U9SpIPlIQF/KqTrw7Ozw5xdA=; b=ep0OQR4GKXKu +ikYYMvNgm4zpw+A/zTkCbOASuz33Ogyf4yWWQRuBS4PglFioZph0WlTgstLVwao WFc+23A2q0vHc3gbpn8Wb7xiHMZAGXyyR5j9rTY4apqFiYJ7oPTTIQrnRkHNMzEh CrOO+BVDAbkCfyAsoXEWEBVGrnLJumFMLJUyq/ye20RBiBrNfia2ryGCIzQ2wpod H/r05M0HdFE9ZkfMaaY+qmC6wIJeCUAgU4NW1LLk6tweDFaXUd1NMi5pSoi7f9Eq TUd7nzWuZmSV1DSdYW+2mBdwSiIVAdGwsQdAiwDK3LhJk0rAEvswV1on8SgXVYvx JSL3fvhvlw== Received: from bn8pr05cu002.outbound.protection.outlook.com (mail-eastus2azlp17011030.outbound.protection.outlook.com [40.93.12.30]) by mx0a-0014ca01.pphosted.com (PPS) with ESMTPS id 45hsrw4wp2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 24 Mar 2025 02:08:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=rVllw3cZOUL7JzIBSRKfzQLHwGUwpLY3ZgEQDHUbtDmBa1XUHmWww6VyEvhmo/4BL1Ij1efSZD5RLNPBxhPrlcf0kl8SuyzHJIQRYIwJnghiZ9732LSNlvpGx/vFBPNajQgyunDUsnU4x7dp6AOJ0S2fdaD0KzjNF2ipfWtDWtesOhulHipJtXrlYxa8Sq8Xant9tnxLhzuIvQN+j70+ipTexfIWQg21PLv/LRLUxYOoR8gDp3UpQVc18SmzP49gjLuZHsnmFwGn2uIPZCrGIR5qGiOA+yeAOXF0sAqZtQ21A0HrlAfsIg65znFbRbgniJxf9gG6cf7i8yqbF0cN9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3MLoc0sZMmIX7ioSaL0U9SpIPlIQF/KqTrw7Ozw5xdA=; b=iK1p/MKxEENrs00n1Zoszj5njMdGwC5PuD0IViDzFX6i+KDVoAspJNWKYsNlNxkbrclFjg81QC53J5QOCpadOgzTK1z4CBoDfbnP6ianfr9+INo1jEI2kJrUflRA5LUCCq1NFi3eprryVsHWMBu93U3/noho3eCtJEP9UyB6qy3fgFkkIKJwUV3XajVxiBaxXtNA0z4jTDAXwRwymSYQ4cgcGjNLefPSjjvTZnE3YecfrlvC2UGeo15JXyBywTzwFDm6E4jZxl9jao/8l+HthckJ3xyqIfzAusV4F3tEjQLtJ77EC3kKE54goLAhmyDE779JkBQOAGZMqnsKBKDOFQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3MLoc0sZMmIX7ioSaL0U9SpIPlIQF/KqTrw7Ozw5xdA=; b=EZ+dca+NIVQ+fRjqryYlfetvysGTX/s4O2WvbDjF4LkgXMBfqVB2AJeUI6pRC78Ireq6+0Jih2VvCkiTf/igvedDfIy9HEjKB+rM4YHhEHJxR1M7PsuRhO1DVE5izBYnituMLnF+mocII9smG8/xV4WpRE5o93UxVWMSTcN8rAw= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by CH7PR07MB11228.namprd07.prod.outlook.com (2603:10b6:610:252::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 09:08:38 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0%5]) with mapi id 15.20.8534.040; Mon, 24 Mar 2025 09:08:38 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" , "devicetree@vger.kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [PATCH 1/6] dt-bindings: pci: cadence: Add property "hpa" for PCIe controllers Thread-Topic: [PATCH 1/6] dt-bindings: pci: cadence: Add property "hpa" for PCIe controllers Thread-Index: AQHbnJYN58zDjM3IK0mkK2vcWXEOWrOB/Ovw Date: Mon, 24 Mar 2025 09:08:38 +0000 Message-ID: References: <20250324082335.2566055-1-mpillai@cadence.com> In-Reply-To: <20250324082335.2566055-1-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy05MTJlZDEzYS0wODhmLTExZjAtYTM2Yy1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcOTEyZWQxM2MtMDg4Zi0xMWYwLWEzNmMtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSIzNjkyIiB0PSIxMzM4NzI4MDkxNjc1OTU0NTAiIGg9IlhRTE9rZ0V4SGZHazZPSUxidThRUUlKQjVTcz0iIGlkPSIiIGJsPSIwIiBibz0iMSIgY2k9ImNBQUFBRVJIVTFSU1JVRk5DZ1VBQUpBSEFBQzZwNFJUbkp6YkFYQlo1RkxKNnAyVGNGbmtVc25xblpNSkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFIQUFBQUNPQlFBQS9nVUFBSklCQUFBQUFBQUFBQUFBQUFFQUFRQUJBQUFBeDlhTzVRQUFBQUFBQUFBQUFBQUFBSjRBQUFCakFHUUFiZ0JmQUhZQWFBQmtBR3dBWHdCckFHVUFlUUIzQUc4QWNnQmtBSE1BQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBR01BYndCdUFIUUFaUUJ1QUhRQVh3QnRBR0VBZEFCakFHZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR0VBY3dCdEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QVl3QndBSEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JqQUhNQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHWUFid0J5QUhRQWNnQmhBRzRBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUo0QUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBYWdCaEFIWUFZUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUhNQWJ3QjFBSElBWXdCbEFHTUFid0JrQUdVQVh3QndBSGtBZEFCb0FHOEFiZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUhJQWRRQmlBSGtBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSklCQUFBQUFBQUFDQUFBQUFBQUFBQUlBQUFBQUFBQUFBZ0FBQUFBQUFBQWNnRUFBQWtBQUFBc0FBQUFBQUFBQUdNQVpBQnVBRjhBZGdCb0FHUUFiQUJmQUdzQVpRQjVBSGNBYndCeUFHUUFjd0FBQUNRQUFBQUFBQUFBWXdCdkFHNEFkQUJsQUc0QWRBQmZBRzBBWVFCMEFHTUFhQUFBQUNZQUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHRUFjd0J0QUFBQUpnQUFBQUFBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZd0J3QUhBQUFBQWtBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JqQUhNQUFBQXVBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JtQUc4QWNnQjBBSElBWVFCdUFBQUFLQUFBQUFBQUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBYWdCaEFIWUFZUUFBQUN3QUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFIQUFlUUIwQUdnQWJ3QnVBQUFBS0FBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWNnQjFBR0lBZVFBQUFBPT0iLz48L21ldGE+ x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|CH7PR07MB11228:EE_ x-ms-office365-filtering-correlation-id: 3df2bc1e-5ebc-46b1-cf8f-08dd6ab3770e x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: KpxCJUc7ULObo5e+RMs87NmVG6leo0zml2IswCMLgkBDpY31w+Rj1noY/pvjWI9vx3crnKzg1QDWHytGL6OeoXawbGXQs/g8Jbi3M9zzpq8d0VUeLHQtHOwXcTcDgOQh2lfWnu0YuePT+CmNVUfBeGhOPCCOaqyKCGaOXUVeBj5mMoNLKneL7EtiD2Czj7FS95q839rfEAp8IrFl9kW20xbltCF4V+pa7sEeoNaweGFKhynG+hKUc7yqm9wovEYMYS1QUYNGfr8CYYzFCf1vP1//vtjxEAAA9N/vIpFVQHd04NY/bPzfggdFSaNv8ZRGUsZ8aIXWl23PZkMqetQTyyV/NmQphoc5Da190zb+w4BVginhQ5Mnj9nqbfyQWUfsweX+kd7l0+bL0faw8tn2K4s/F6dGeXZOAo9sJmtv5CvZ8Jn4KvBHCKKHQjpXS/I4bpXvQ33fru1+vjn+4/yCd+spN5KFMOgAdVUnZkNm+hYxUlCyFsaM9uIrPpCHL9P7tXZOGeVaVOQQMIrYirb/AJnqhtm3P9YadTPFWk+XQYCQDrbdBxOfOTcsu5NUKxQtZXHK4eFwLDDOeF8mSwNwZW0oADe3ENtNiL1LVUcSQdCesswtV0jW4opcyPDBJw9NBk3So593cj2g5LgvlC0lt48U644WLCYqmezTC1AePngwtdv5M31JAY00hzUzemve7odQtEzjbWHe+PKNGINy78vg/oIGtbZkYP/F5Hy2ma9jhOxbWEmPyArHCYY3WVR75ijOxcIzGFi2hf4AZq0oxsgMcp2BWuLvbnqUrk/FNdIJhAsIT+/EDbH4sknIulknvUkwLOy+cciZY0FREcrNkE3+SpuJ3u4vrJdZB2oF4pqQvyfbma5Rw3MIM50ee+1V0ggnle6QCqgekJfA9zm7J3GX49qKxhAEKA+w0V2EVFahFRH6fFYRXp/mb0HhChwG69qS4f42pjmEdiwr5xVDQN5n5YUfWk4hchXp6Rh0VEvHpLxUcpiF4qRt3iaWoGOkaFt82dQQ737YbOMWUudV4iTcCVNa3NuP9fNVkyKe8h5AemXAPJUkEO54dand+1GBLRM3SzsEhit77AU/KhexDoGV7wc8pp0y/ZUtKvOO0MAGCQBlNIvWwctUpJ36h5i2CdaGOO+p0Joym6woTaTFwFPnZWJSDo+q66khL+tSXq7SmCEaxkFwU9D7zDhC74Ny68JwT3NEekzD9PngY9SaAyrUJw626FKHnacr+vVquWgHk2zffPG+81xIUstlQ9Qdc5gw35F63/uToyn4gEUo27HyLA7MyQnqRfCifikn9KW6qvzTdvfIBovwjZmix4PkBngJTrHbjdp0NAwOhnHYrCEuHvTLhEA0aBRXjS8Lg6WGsO1/VTYiQo5c7LBYB/tQ3op2Bb0egbVeORZ9ioYYE9SabzGlYQc62MlJbY0euUsi49N48JxPoYTpV+fsT5cz x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: VFuruTk7BGhRs1x/wRue31mrl/misfWdIMUBrX4hp612ddNtNjo1BjbKbwdXKeR8St1OnUCApIBoqcEUxwBfAGm6dTF2/578m8JmfTiyoPgYV5rH+gd413BSHBzhVkGHxt8oGJxvSzg8kv95O1lJIh33Ml/+BGuV25XzCahVdUOZVhpMg8WDkXRQMY0QP1TNMtmzDM7ZZ/m6QdiONbfq6cy4iaztyj9PcC8+cpEdIYkPyXEOFkcAW5ySE6z049yoW4APUqwA0YRuVXm6XTRqMO/jtXZDU7klXjhzxcBf5qnY8a0TXwWE0RgABEfX0NvnMc75hSLNIV3+5m6HzSkV9/kkyY5/Iil0N9Gy8Qud6VgZghRaAvdCbWoJ1a+fwZNX2ZlQR37cbMI7eDUvkFVoE9xLlPyNkjKU8zqdZK161FlDnpe98KxinJpEYn1YNwN9trKHs68LP7UgjHE/mokXsdEiRgP4v0FpqO6FP8ew1LOz0P+GmYyd2FxycwERkezCB/qOspyyOh1LQq6YIw/Ga/tMd0TOcRAJifxm4WpHgmEX05QHqDWeTnCXlj5JcGkZmt5LYBTbqDcsGHXVTn7J4IwUYzXAlOO4LPED1flv7wFBAp5zGPhZNOYFfHi2QsLNJ+0lCA+aWstFvcdy8t/iHlmeX6qGraomSN1lN/JXZ+kLrux0gDEwo4FxSK9+eaHjOEyeit8gb9u7l8BB/Qruugp/MA3FTsvhnub+JCOmpeSUPo2onTI7D1jp2F+8uzkVm3oktq4qI03iwzJzJFo3hYFAHbIR2F6EhwRs7+SdoMxHzUg5mnZ/BZUKPcjQsapkLEWX7wWymP75REPNTrWKDb4Fu7nMiWmr96fi63zVO30UQwpEPBcK9jBk6BGWUt4R4M4AzIw63ZbMtLfMmkbLlqjw7z38Q87PeUHuf5SHUux5nkVCLNRLS3GegX1ro0/UhRbzhpCKI8FgJg3yUyW6P8Cvn9gk8rpAB3+rqbViCkyCjYaSDt8G6jzZ6ZeW6rL1eWvdUBP9O7eAraNqQWQmdTgaNh84aO5ysHJbt3k6vsp88oFoQArbftMN998HWuiXm3E1ypyLS6FfrtsHDqUpHZ3PLBXKJYWf2u7TtiGT4DcMFxEMD2jhMl9zBD/tohLX/Hi4w6brvC2Nd9Dq/bxFcbl9qwVvAka7x8SLJrgo4CJ30N9qjEOjYhQGfnDPnj/Pe860jN/dF+r0eGtFHLEgSaa0PX+tqSjgEFg3Z9RxBw4fS/UmYl7JubScQDCtUV1aKbXGyNA5eWGsuWoK//EjqWeNRbcunh8OoFeSc68XuDYlM4gzRWkimZl6R1PzDL2yhD8Ua/Nvs3fAlySn648Pk9Ai6/sYH6XFaTId6D/rGoiejnu9kyIh2wXjKdM3oAUhgRa0udSTMp9Mv9qCEhMCF7cAdu94cfy7/2inWn+Y3HpMYX/Bu2AorazWly7qm89fir43c1oso098e9lXPZILHt0tyrshcoP0xKWDjVFAmgCAQEcb8MzTUMP+BnfFqyWJtpXJJlkpgunMQn18MDQV1AVba2pHIVDc8dbXbTd7gJepVB+qM/jCt8iXiunFHohi Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3df2bc1e-5ebc-46b1-cf8f-08dd6ab3770e X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2025 09:08:38.5025 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: zgN4ZmfFMF6iFRBKEOQ/2ySnsgb68ZGtIMzCxVxDQ7REepGdPiUf+rfGekm0LdydzLD78YW9skISwwRsjBIsqVDwBfJyJ9Er4+Xk5O+hag8= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH7PR07MB11228 X-Authority-Analysis: v=2.4 cv=ZLbXmW7b c=1 sm=1 tr=0 ts=67e12118 cx=c_pps a=f1nyBA1UpxJqkn7M4uMBEg==:117 a=lCpzRmAYbLLaTzLvsPZ7Mbvzbb8=:19 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=H5OGdu5hBBwA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=w3V_qhxWECijm69RcPYA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-GUID: 30XHHN9iwFZegNJJW4ngdkM4XRoiC6wF X-Proofpoint-ORIG-GUID: 30XHHN9iwFZegNJJW4ngdkM4XRoiC6wF X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-24_04,2025-03-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 mlxlogscore=999 malwarescore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 mlxscore=0 impostorscore=0 suspectscore=0 clxscore=1011 phishscore=0 bulkscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503240066 Document the newly added property "hpa" for Cadence PCIe controllers in Documentation/devicetree/bindings/pci/ for Root Port and Endpoint configurations Signed-off-by: Manikandan K Pillai --- .../devicetree/bindings/pci/cdns,cdns-pcie-ep.yaml | 4 ++++ .../devicetree/bindings/pci/cdns,cdns-pcie-host.yaml | 7 +++++++ 2 files changed, 11 insertions(+) -- 2.27.0 diff --git a/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-ep.yaml b/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-ep.yaml index 98651ab22103..4e839fa90b23 100644 --- a/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-ep.yaml @@ -24,6 +24,10 @@ properties: - const: reg - const: mem + hpa: + description: If present PCI controller is high performance architecture + type: boolean + required: - reg - reg-names diff --git a/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-host.yaml b/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-host.yaml index a8190d9b100f..c219fe15c879 100644 --- a/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-host.yaml +++ b/Documentation/devicetree/bindings/pci/cdns,cdns-pcie-host.yaml @@ -9,8 +9,11 @@ title: Cadence PCIe host controller maintainers: - Tom Joseph +select: false + allOf: - $ref: cdns-pcie-host.yaml# + - $ref: cdns-pcie.yaml# properties: compatible: @@ -24,6 +27,10 @@ properties: - const: reg - const: cfg + hpa: + description: If present PCI controller is high performance architecture + type: boolean + required: - reg - reg-names From patchwork Mon Mar 24 09:08:56 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 14026943 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0a-0014ca01.pphosted.com [208.84.65.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3167D25D218; Mon, 24 Mar 2025 09:09:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.84.65.235 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807352; cv=fail; b=ao46DLE1k2wa/1IpiKId7qtaFuEfQ0iZNyxr7wBbJcAzzwAjobUpYcvu0bLpHvCd5VCEGoLqXUnVqHp/7w6z/Y7ZpACGoQgGk25zxDzoUgaB7iwa0Pa9cYfky8oSZKrj6c1K50yyZT0Fz0buyfcz1p/xrOQFPSj/vubZ79jGF1s= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807352; c=relaxed/simple; bh=15iHOdzdE/uiMY4qONXlu2UGvW+opu4q4RRwB8+ZbJY=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=SUlHXyRqG/SDI9nu3muMdcIZI4D1askM2R53hMDxrubQ8s4ysO8Aurm4WrN3exCMc5rAYnWy5WSmdAyNxdGwWeg1F9vu/JfifbLySgVU3L1mNktD8JymcBOINtvphOU0xzZwoIV1diAxb0xfm71+XBERbqOHu7T45NSZh2hN3pA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=MPhnLUCF; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=zHyW2WAw; arc=fail smtp.client-ip=208.84.65.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="MPhnLUCF"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="zHyW2WAw" Received: from pps.filterd (m0042385.ppops.net [127.0.0.1]) by mx0a-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52NKdbuC000606; Mon, 24 Mar 2025 02:08:59 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=rcrAeYyy8xJq6l8Ao09QzWeqQH0Jrd2TkQNAFpt+Qvc=; b=MPhnLUCFOefZ 7X+5S5eX3wLufiv2xtHT9DhvyC/0V8HqbRveDXL+wRbjEsdmmF8iVxyMh60rKPYV OuSVusRkXWTtAAT4tEnT2rTbujoWkhSY75GgFSwIA/0fQAAh7AkIhXL0XFiT1dY0 j5e/c6EyGlfsxTqkPgspZY6KGFS65UUd93AmqtyFC7Dxm8axIUqlpLn1A/KPXgvn 0J9361yezAoMcXFpE1k9CcRuO9f1i8/mNtpP62RVq3aidzBCLqfZQlaMrNeMDk1V /xUHOSJCGQcJkviH0Ey3OLI73yr3l5npJPkXo9DtaTp336R7WLwq5ogZHQKUam7q VVGrnBEF3Q== Received: from cy4pr02cu008.outbound.protection.outlook.com (mail-westcentralusazlp17011028.outbound.protection.outlook.com [40.93.6.28]) by mx0a-0014ca01.pphosted.com (PPS) with ESMTPS id 45hsrw4wpq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 24 Mar 2025 02:08:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=b1vCft2vxpeDzdCip89Uo73W8ycPGiymxE60XRYP3uUGJFAW15hm7m16fnBmyDKaicO8kMwsgK6Fg9Nw2AMmqDxP8GRozI+QyfVmiUoO857r7rfcyRmbIeGtO5QrrhU5xsCmjKMfz7N75id5lcuzDx3mJjZ0uEvpOC7xvwM8KGtNba1DGuqXyVhn15dm4Wh7eL7BJMhrGmxFNKIytmAUM52S/3Mz0MrC6KqP7hIrOgKgsHIgZ73z5FN/1/hwiTvGDPIArhwZdu80J+gEmuHQw0w65KyjaPN0i3NJfu/5hWnBV36xM9soI8pLQzbXjsgGOHNFiC1mYv2ZGTicLrYhHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rcrAeYyy8xJq6l8Ao09QzWeqQH0Jrd2TkQNAFpt+Qvc=; b=fzcSS9kxpg6Ze7AYrcomo5g0FnJZoYBy6pNi7qBpnRX4BEOsI0UR+IX70zkHPRSvviLUQMnxKtozi/aFpxz3wBqwgjZg56CFPmTp8NfOTvUB9u5Sl7ODutnZttzNQMwzdN0uRMIQqu7Mq4nFSTpW36FabyCCZUD5GPjDt4X9rqHprUXHS/83L6g+DEnHUvjWfPzP4x/f1tq2GoUebAwvsDDVgcvL7nK1cHjLMvRS7CAv8aumNQp8/WmHFLctC0YM7dU99bKyd4qkIDj67UKu/Ud+SU6obarycBhiHsySH8aj3kCZFbdCDYawS3LwTDZWqe8VQyPbsKAnmXxIfaapDw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rcrAeYyy8xJq6l8Ao09QzWeqQH0Jrd2TkQNAFpt+Qvc=; b=zHyW2WAwUHt0Ny9SDeNQXO07e0jMc8o2cQEzfOXR8NisN322sq0zbfoWN2zdCdjGv29hm9mCPBfrlumxv/fiCJW8dpL3YWphGorm+cCQEWN9sj7IQ2/ZUF1qojlyozGIUjTlTacJUY63m22rtv1gTf0F4WJKVh6f1E2nycsIn9w= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by CH7PR07MB11228.namprd07.prod.outlook.com (2603:10b6:610:252::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 09:08:56 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0%5]) with mapi id 15.20.8534.040; Mon, 24 Mar 2025 09:08:56 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" , "devicetree@vger.kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [PATCH 2/6] PCI: cadence: Add header support for PCIe next generation controllers Thread-Topic: [PATCH 2/6] PCI: cadence: Add header support for PCIe next generation controllers Thread-Index: AQHbnJYZBtqAG86gAEuwtxdGpa4BL7OB/Wfw Date: Mon, 24 Mar 2025 09:08:56 +0000 Message-ID: References: <20250324082353.2566115-1-mpillai@cadence.com> In-Reply-To: <20250324082353.2566115-1-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy05YWU1YzM5Ny0wODhmLTExZjAtYTM2Yy1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcOWFlNWMzOTktMDg4Zi0xMWYwLWEzNmMtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSIzNDk2MiIgdD0iMTMzODcyODA5MzMwNTc5OTkxIiBoPSJEV0xlRnA4VHJUV1pFTERlZzRpOWduUlBjVlU9IiBpZD0iIiBibD0iMCIgYm89IjEiIGNpPSJjQUFBQUVSSFUxUlNSVUZOQ2dVQUFKQUhBQUFYbWp0ZG5KemJBZWlNekUwUDRqMnU2SXpNVFEvaVBhNEpBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBSEFBQUFDT0JRQUEvZ1VBQUpJQkFBQUFBQUFBQUFBQUFBRUFBUUFCQUFBQXg5YU81UUFBQUFBQUFBQUFBQUFBQUo0QUFBQmpBR1FBYmdCZkFIWUFhQUJrQUd3QVh3QnJBR1VBZVFCM0FHOEFjZ0JrQUhNQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUdNQWJ3QnVBSFFBWlFCdUFIUUFYd0J0QUdFQWRBQmpBR2dBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVJ3QUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUdFQWN3QnRBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSjRBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZd0J3QUhBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFGMEFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFITUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQXdBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR1lBYndCeUFIUUFjZ0JoQUc0QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWFnQmhBSFlBWVFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0J3QUhrQWRBQm9BRzhBYmdBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFISUFkUUJpQUhrQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUpJQkFBQUFBQUFBQ0FBQUFBQUFBQUFJQUFBQUFBQUFBQWdBQUFBQUFBQUFjZ0VBQUFrQUFBQXNBQUFBQUFBQUFHTUFaQUJ1QUY4QWRnQm9BR1FBYkFCZkFHc0FaUUI1QUhjQWJ3QnlBR1FBY3dBQUFDUUFBQUJIQUFBQVl3QnZBRzRBZEFCbEFHNEFkQUJmQUcwQVlRQjBBR01BYUFBQUFDWUFBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR0VBY3dCdEFBQUFKZ0FBQUYwQUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBWXdCd0FIQUFBQUFrQUFBQUF3QUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFITUFBQUF1QUFBQUFBQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCbUFHOEFjZ0IwQUhJQVlRQnVBQUFBS0FBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWFnQmhBSFlBWVFBQUFDd0FBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBSEFBZVFCMEFHZ0Fid0J1QUFBQUtBQUFBQUFBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFjZ0IxQUdJQWVRQUFBQT09Ii8+PC9tZXRhPg== x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|CH7PR07MB11228:EE_ x-ms-office365-filtering-correlation-id: dea71401-2b1a-4d70-83cc-08dd6ab381ce x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: fiIurUZxGJAC/2gI5sv26GQ16B63T8/MqhPLjPcm+OtlrQ08K2hn/u3raBcLm19SeoQPxa9fTKQuTbpMqSzNuhcRO+Nqc7+bsF+3tsAm+bNuNupMpOyqwtVFLiBGmHrNGPlOCmsXczwbiDvT1ahG0d8GAmkuJds/vNE4OXOUPRATZYawALdd5XiqxpGQiZfFk7bxSrAS8CgdP5T1uK/Juvl5JrqSsmFRzy7yesD33dHPgFIo3hQs1PJrKDLD7oypg3e54ypMDEVvE0QnJFkflCS2Q7aWr2m9vY16UNTJzBOvgvsOCTMnX1hJROVgpf0EdLeE25BYMwicv//0vDhxI2phFpBPzU+5NEktDstMYNaVjBhgdCzaCMSDDlvFJR4N58omtw6rIhpm7k21ipE6i7ZE4juoOOVv3nkQkUdtsv2DhMpNmqmGjZG4aEznuJ/FpbnNCUpKOiSHJ/eeGAK/BKCG9dVbsuvaPL9fjLZXF/o/bP/gzZPlYdEyjggTXcyR+tqex/a/2tOxmHkvw0hpy0LWlmqVbyBqyRgj/zE+eyZR3Dp918QrcpOgpNC+ajW6EyN2aY3NgK3MVSqj/9RvygdhOfc5KVQqGLF1apGBtigT6tNEG0BTzWWjkgHQaWoxXbl0+MujwWmm3bA2zXlkSxnC5kziQhlsQlBFTS6dV27Ua/bm8D2g+4SSVwx6sp8sBDq58o6vKUfRJ0zYLAyyc0uN3D45sHeRt4ZScdJ3iqNVon7GfKszpBcX2AacpUXQjsbhl02cTnPlHU9926sXFEnvwROYL9xTVze9Fl0SdCS7aFoc0K/VZcBjGdhx7CmN9lY6lWLf3D6nnffz2yMqFKeHCJDfY/jzZZTkXX0sAz13g5t4Cr8qR3B9SwE4wf/2QOoQ0vYT8236U3Equ4UZhatT2IS610IyINQO4S26uERtLQtvpSFgYnQKG92BmNdVGRD0meTzaH6cKrFU3BwQrQZJhEVaZSLEpokyTQQetjjPCNAgSKW8y8td/LI0IaztUIHE1q0IaiEbdCWtxbi2+nVKkcNA9KXmcxQKrL/g9U/07Zv1aNaHn2yF8m/l/pNgy6R44nMizc1uQtM0EP0ZPWzucqOIOem3yHNQsxbyEH5CJTZr/y5rPGqdvRbDPHdeTUTkNWHy7c3q1kA6P1/s0h78NOq4ZqH+9OVcG9ZqcreEce7wsEV5gneaK8JYQypg+cb8w7uTH8q2/k4BAePsFxa96GsGj4GjHkavjZelG1sGUXHWZI8tsV45nUdPFGbUtaYWNAkW0g59Jlizy7Ek6ajhMLgndeY7tX47/FhDPVd6Pb01ucG1N/pyqBqe0KZyEHN9DYBnxsNob/vzRIv0xnUQ1t3oiPW7L/780d4f4qPOl0C7jVzSreAubTZZWufxArYt19A+3VglSChYD1hIqHvb7+Jw4MjE7bz23SWuVVL55zv+Xm7NdUri2Eq3w5aJ x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: E+gkBw7RCPwd3hoYMe3Z4zm7kHhzx/3haGFmSRFlGWew2qBZezb0yyKRxAl9wFqo4jhvmXt6YiJOK0tXTmGPDVwp1dh74xdVQKPkOZW5CXPuG+rnSWSp4VLde0Gv4gLa7BK/cS6QVZo2nip94NxbPI9u9h9qi07o39U8MR0NQQQISHVqzOMyDzpBDqL+OFOoerj6MwKcEZTUh+fjPsNv2psAFW2/4s8pAi+OkCNl/oyKuzOOnTOikYRbQspy1969TKI9s0pRr2qiu6Fl1qtBat8fhkUO0raT8W/OLfti3Njq4a7a33cwGNuGTtVgXCYFi5ifpKeoKnWMrf9ZLNtGWi+uukLPKTHr7s71E4O1/wjSerlnCfnh8pZPJdawf7bDTIMfcb66BJNJdihvHrf1YhgZtNmq5YaTjfZG9pvZ8A4qIweQh3EysXbt2uxEeJnNT0pt+In+Isews7xS2rMtfzXkMf3fSXCWJxaIBCBsPyXz91kaNVGiBTcqVfxtzjlIkcDcRuy5zfxwyrzKZkIsdiwEs+LbZ5ylMmV/O/hEOhJhNIJUdLvureuGzGscOT9bgwyKt4KZ5rf2RAGRVu7/XY1pNuDdQNZWejUrtVB/gSfVYkI8VUBP42zMfYqP/xhuJdXfb8lljNgYPhabmC06WP45oILOkpDB1pbwxgWmNIqeetxCK0Rfy1cD2PHJj+hRDq5SLv2rnm7U3pQZ3FMLdSWqg2FZIIqPmIXBh/v4OvuA7eqf8FkwMAGoFj9tceWb3pO9hDamLHE6tABOy/YKr9suNbcvklB61jCEGBj5mJKWVZuujtNJcqVZLaiHeKbYPlr/9lkeiZMkiPXw7hGlzeSN0VEoBgcNdWNZ5VCKeFY54HtH3gFFScBqf/Hm6/ruUF4CXtIMRqb2TAJ7dgD08QCaQ1O6B7IULQGya0tSs6t1rSBlY+++Comcx0HkCOxcJcIDeVDSD3/jW3U0TA8fS3GJgi3YRlgwactdzAMOE/Vqy+eW7pX9AOcNdCNRdwGvk8ODJfePboOuSGsh+k407vqYjmN78JFgTD2epFgA0gJhubeiI6S84Lslfn12zxCMlNWXzIUMc19yZL2jnE82fxEC1VmWxrCBv7t2erCA3dhbZjzqdduhmNXGEN83w4JL6rx4KH4NoYTSWb2jwZ/52DECYopQSbkIRj03Bvsk4rihiuhgrU0EMLWgT82wq8vd28Afyq7gF4hgUYpGOqRrsSuxNGxY8AuHrmSXT31CIa45Le6NSZXi29DZtR86RSk758Xvr3Dy2ekCttxg7ddipqGBfR9WyTtU7I524IfWPh8wtaKg2NOONrgKCR3M2KFxfeSpIC7WdNzBAZnzO/vFBz1q+emItxL8vKHAgj8AqnnBvtQ665EmH3BwXn7sjaxwVMJ6AZiCC1mth06bnh4oQExM3l1+qBF72LlyJ8wB7d9BMItbjmtry2LiPRSc5AfD1jQiYM/ZV1ferDDLToLxxmzMkJJEt6SHPqsF3Xh2yaHsw0fmnMhN3oILqRxnCkfNBobHl/Su/09+wGPIJpmFQgVZjTc6FDrvf2YQK4HhSVjCfYpZC37iskCdcWbzhmeS Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: dea71401-2b1a-4d70-83cc-08dd6ab381ce X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2025 09:08:56.5595 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: nYB760ow6kiL6JuovXTgcL6Hf6azxRTOEbx2h1tJPtRSI5yrd8SccaBUPQtIRoiPFzkZQvBMYeIpWckspVUNs7oayO7xbKk+1Tm7oxoiQCA= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH7PR07MB11228 X-Authority-Analysis: v=2.4 cv=ZLbXmW7b c=1 sm=1 tr=0 ts=67e1212a cx=c_pps a=MTHhyWX0+jVkNfluivEPDw==:117 a=lCpzRmAYbLLaTzLvsPZ7Mbvzbb8=:19 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=H5OGdu5hBBwA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=zWsyvq7YNSaA_77DEgIA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-GUID: 72A254FX06N02K59eOI-nv1yXDH8skKo X-Proofpoint-ORIG-GUID: 72A254FX06N02K59eOI-nv1yXDH8skKo X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-24_04,2025-03-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 mlxlogscore=999 malwarescore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 mlxscore=0 impostorscore=0 suspectscore=0 clxscore=1015 phishscore=0 bulkscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503240066 Add the required definitions for register addresses and register bits for the next generation Cadence PCIe controllers - High performance architecture(HPA) controllers Signed-off-by: Manikandan K Pillai --- .../controller/cadence/pcie-cadence-host.c | 12 +- drivers/pci/controller/cadence/pcie-cadence.h | 290 +++++++++++++++++- 2 files changed, 295 insertions(+), 7 deletions(-) diff --git a/drivers/pci/controller/cadence/pcie-cadence-host.c b/drivers/pci/controller/cadence/pcie-cadence-host.c index 8af95e9da7ce..1e2df49e40c6 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-host.c +++ b/drivers/pci/controller/cadence/pcie-cadence-host.c @@ -175,7 +175,7 @@ static int cdns_pcie_host_start_link(struct cdns_pcie_rc *rc) return ret; } -static int cdns_pcie_host_init_root_port(struct cdns_pcie_rc *rc) +int cdns_pcie_host_init_root_port(struct cdns_pcie_rc *rc) { struct cdns_pcie *pcie = &rc->pcie; u32 value, ctrl; @@ -215,10 +215,10 @@ static int cdns_pcie_host_init_root_port(struct cdns_pcie_rc *rc) return 0; } -static int cdns_pcie_host_bar_ib_config(struct cdns_pcie_rc *rc, - enum cdns_pcie_rp_bar bar, - u64 cpu_addr, u64 size, - unsigned long flags) +int cdns_pcie_host_bar_ib_config(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags) { struct cdns_pcie *pcie = &rc->pcie; u32 addr0, addr1, aperture, value; @@ -428,7 +428,7 @@ static int cdns_pcie_host_map_dma_ranges(struct cdns_pcie_rc *rc) return 0; } -static int cdns_pcie_host_init_address_translation(struct cdns_pcie_rc *rc) +int cdns_pcie_host_init_address_translation(struct cdns_pcie_rc *rc) { struct cdns_pcie *pcie = &rc->pcie; struct pci_host_bridge *bridge = pci_host_bridge_from_priv(rc); diff --git a/drivers/pci/controller/cadence/pcie-cadence.h b/drivers/pci/controller/cadence/pcie-cadence.h index f5eeff834ec1..2a806e5a3685 100644 --- a/drivers/pci/controller/cadence/pcie-cadence.h +++ b/drivers/pci/controller/cadence/pcie-cadence.h @@ -218,6 +218,218 @@ (((delay) << CDNS_PCIE_DETECT_QUIET_MIN_DELAY_SHIFT) & \ CDNS_PCIE_DETECT_QUIET_MIN_DELAY_MASK) +/* + * High Performance Architecture(HPA) PCIe controller register + */ +#define CDNS_PCIE_HPA_IP_REG_BANK 0x01000000 +#define CDNS_PCIE_HPA_IP_CFG_CTRL_REG_BANK 0x01003C00 +#define CDNS_PCIE_HPA_IP_AXI_MASTER_COMMON 0x01020000 +/* + * Address Translation Registers(HPA) + */ +#define CDNS_PCIE_HPA_AXI_SLAVE 0x03000000 +#define CDNS_PCIE_HPA_AXI_MASTER 0x03002000 +/* + * Root port register base address + */ +#define CDNS_PCIE_HPA_RP_BASE 0x0 + +#define CDNS_PCIE_HPA_LM_ID (CDNS_PCIE_HPA_IP_REG_BANK + 0x1420) + +/* + * Endpoint Function BARs(HPA) Configuration Registers + */ +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG(bar, fn) \ + (((bar) < BAR_3) ? CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG0(fn) : \ + CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG1(fn)) +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG0(pfn) \ + (CDNS_PCIE_HPA_IP_CFG_CTRL_REG_BANK + (0x4000 * (pfn))) +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG1(pfn) \ + (CDNS_PCIE_HPA_IP_CFG_CTRL_REG_BANK + (0x4000 * (pfn)) + 0x04) +#define CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG(bar, fn) \ + (((bar) < BAR_3) ? CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG0(fn) : \ + CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG1(fn)) +#define CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG0(vfn) \ + (CDNS_PCIE_HPA_IP_CFG_CTRL_REG_BANK + (0x4000 * (vfn)) + 0x08) +#define CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG1(vfn) \ + (CDNS_PCIE_HPA_IP_CFG_CTRL_REG_BANK + (0x4000 * (vfn)) + 0x0C) +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_APERTURE_MASK(f) \ + (GENMASK(9, 4) << ((f) * 10)) +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_APERTURE(b, a) \ + (((a) << (4 + ((b) * 10))) & (CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_APERTURE_MASK(b))) +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL_MASK(f) \ + (GENMASK(3, 0) << ((f) * 10)) +#define CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL(b, c) \ + (((c) << ((b) * 10)) & (CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL_MASK(b))) + +/* + * Endpoint Function Configuration Register + */ +#define CDNS_PCIE_HPA_LM_EP_FUNC_CFG (CDNS_PCIE_HPA_IP_REG_BANK + 0x02c0) + +/* + * Root Complex BAR Configuration Register + */ +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG (CDNS_PCIE_HPA_IP_CFG_CTRL_REG_BANK + 0x14) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_APERTURE_MASK GENMASK(9, 4) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_APERTURE(a) \ + FIELD_PREP(CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_APERTURE_MASK, a) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_CTRL_MASK GENMASK(3, 0) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_CTRL(c) \ + FIELD_PREP(CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_CTRL_MASK, c) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_APERTURE_MASK GENMASK(19, 14) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_APERTURE(a) \ + FIELD_PREP(CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_APERTURE_MASK, a) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_CTRL_MASK GENMASK(13, 10) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_CTRL(c) \ + FIELD_PREP(CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_CTRL_MASK, c) + +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_PREFETCH_MEM_ENABLE BIT(20) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_PREFETCH_MEM_64BITS BIT(21) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_IO_ENABLE BIT(22) +#define CDNS_PCIE_HPA_LM_RC_BAR_CFG_IO_32BITS BIT(23) + +/* BAR control values applicable to both Endpoint Function and Root Complex */ +#define CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_DISABLED 0x0 +#define CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_IO_32BITS 0x3 +#define CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_MEM_32BITS 0x1 +#define CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_PREFETCH_MEM_32BITS 0x9 +#define CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_MEM_64BITS 0x5 +#define CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_PREFETCH_MEM_64BITS 0xD + +#define HPA_LM_RC_BAR_CFG_CTRL_DISABLED(bar) \ + (CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_DISABLED << ((bar) * 10)) +#define HPA_LM_RC_BAR_CFG_CTRL_IO_32BITS(bar) \ + (CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_IO_32BITS << ((bar) * 10)) +#define HPA_LM_RC_BAR_CFG_CTRL_MEM_32BITS(bar) \ + (CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_MEM_32BITS << ((bar) * 10)) +#define HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_32BITS(bar) \ + (CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_PREFETCH_MEM_32BITS << ((bar) * 10)) +#define HPA_LM_RC_BAR_CFG_CTRL_MEM_64BITS(bar) \ + (CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_MEM_64BITS << ((bar) * 10)) +#define HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_64BITS(bar) \ + (CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_PREFETCH_MEM_64BITS << ((bar) * 10)) +#define HPA_LM_RC_BAR_CFG_APERTURE(bar, aperture) \ + (((aperture) - 7) << ((bar) * 10)) + +#define CDNS_PCIE_HPA_LM_PTM_CTRL (CDNS_PCIE_HPA_IP_REG_BANK + 0x0520) +#define CDNS_PCIE_HPA_LM_TPM_CTRL_PTMRSEN BIT(17) + +/* + * Root Port Registers PCI config space(HPA) for root port function + */ +#define CDNS_PCIE_HPA_RP_CAP_OFFSET 0xC0 + +/* + * Region r Outbound AXI to PCIe Address Translation Register 0 + */ +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x1010 + ((r) & 0x1F) * 0x0080) +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS_MASK GENMASK(5, 0) +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS(nbits) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS_MASK, ((nbits) - 1)) +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_DEVFN_MASK GENMASK(23, 16) +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_DEVFN(devfn) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_DEVFN_MASK, devfn) +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_BUS_MASK GENMASK(31, 24) +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_BUS(bus) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_BUS_MASK, bus) + +/* + * Region r Outbound AXI to PCIe Address Translation Register 1 + */ +#define CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x1014 + ((r) & 0x1F) * 0x0080) + +/* + * Region r Outbound PCIe Descriptor Register 0 + */ +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x1008 + ((r) & 0x1F) * 0x0080) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MASK GENMASK(28, 24) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MEM \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MASK, 0x0) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_IO \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MASK, 0x2) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_CONF_TYPE0 \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MASK, 0x4) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_CONF_TYPE1 \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MASK, 0x5) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_NORMAL_MSG \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MASK, 0x10) + +/* + * Region r Outbound PCIe Descriptor Register 1 + */ +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x100C + ((r) & 0x1F) * 0x0080) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS_MASK GENMASK(31, 24) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(bus) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS_MASK, bus) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN_MASK GENMASK(23, 16) +#define CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(devfn) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN_MASK, devfn) + +#define CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x1018 + ((r) & 0x1F) * 0x0080) +#define CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS BIT(26) +#define CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN BIT(25) + +/* + * Region r AXI Region Base Address Register 0 + */ +#define CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x1000 + ((r) & 0x1F) * 0x0080) +#define CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS_MASK GENMASK(5, 0) +#define CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(nbits) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS_MASK, ((nbits) - 1)) + +/* + * Region r AXI Region Base Address Register 1 + */ +#define CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r) \ + (CDNS_PCIE_HPA_AXI_SLAVE + 0x1004 + ((r) & 0x1F) * 0x0080) + +/* + * Root Port BAR Inbound PCIe to AXI Address Translation Register + */ +#define CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0(bar) \ + (CDNS_PCIE_HPA_AXI_MASTER + ((bar) * 0x0008)) +#define CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0_NBITS_MASK GENMASK(5, 0) +#define CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0_NBITS(nbits) \ + FIELD_PREP(CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0_NBITS_MASK, ((nbits) - 1)) +#define CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR1(bar) \ + (CDNS_PCIE_HPA_AXI_MASTER + 0x04 + ((bar) * 0x0008)) + +/* + * AXI link down register + */ +#define CDNS_PCIE_HPA_AT_LINKDOWN (CDNS_PCIE_HPA_AXI_SLAVE + 0x04) + +/* + * Physical Layer Configuration Register 0 + * This register contains the parameters required for functional setup + * of Physical Layer. + */ +#define CDNS_PCIE_HPA_PHY_LAYER_CFG0 (CDNS_PCIE_HPA_IP_REG_BANK + 0x0400) +#define CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY_MASK GENMASK(26, 24) +#define CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY(delay) \ + FIELD_PREP(CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY_MASK, delay) +#define CDNS_PCIE_HPA_LINK_TRNG_EN_MASK GENMASK(27, 27) + +#define CDNS_PCIE_HPA_PHY_DBG_STS_REG0 (CDNS_PCIE_HPA_IP_REG_BANK + 0x0420) + +#define CDNS_PCIE_HPA_RP_MAX_IB 0x3 +#define CDNS_PCIE_HPA_MAX_OB 15 + +/* + * Endpoint Function BAR Inbound PCIe to AXI Address Translation Register(HPA) + */ +#define CDNS_PCIE_HPA_AT_IB_EP_FUNC_BAR_ADDR0(fn, bar) \ + (CDNS_PCIE_HPA_IP_AXI_MASTER_COMMON + ((fn) * 0x0040) + ((bar) * 0x0008)) +#define CDNS_PCIE_HPA_AT_IB_EP_FUNC_BAR_ADDR1(fn, bar) \ + (CDNS_PCIE_HPA_IP_AXI_MASTER_COMMON + 0x4 + ((fn) * 0x0040) + ((bar) * 0x0008)) + enum cdns_pcie_rp_bar { RP_BAR_UNDEFINED = -1, RP_BAR0, @@ -249,6 +461,7 @@ struct cdns_pcie_rp_ib_bar { #define CDNS_PCIE_MSG_NO_DATA BIT(16) struct cdns_pcie; +struct cdns_pcie_rc; enum cdns_pcie_msg_code { MSG_CODE_ASSERT_INTA = 0x20, @@ -286,6 +499,20 @@ struct cdns_pcie_ops { void (*stop_link)(struct cdns_pcie *pcie); bool (*link_up)(struct cdns_pcie *pcie); u64 (*cpu_addr_fixup)(struct cdns_pcie *pcie, u64 cpu_addr); + int (*pcie_host_init_root_port)(struct cdns_pcie_rc *rc); + int (*pcie_host_bar_ib_config)(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags); + int (*pcie_host_init_address_translation)(struct cdns_pcie_rc *rc); + void (*pcie_detect_quiet_min_delay_set)(struct cdns_pcie *pcie); + void (*pcie_set_outbound_region)(struct cdns_pcie *pcie, u8 busnr, u8 fn, + u32 r, bool is_io, u64 cpu_addr, + u64 pci_addr, size_t size); + void (*pcie_set_outbound_region_for_normal_msg)(struct cdns_pcie *pcie, + u8 busnr, u8 fn, u32 r, + u64 cpu_addr); + void (*pcie_reset_outbound_region)(struct cdns_pcie *pcie, u32 r); }; /** @@ -305,6 +532,7 @@ struct cdns_pcie { struct resource *mem_res; struct device *dev; bool is_rc; + bool is_hpa; int phy_count; struct phy **phy; struct device_link **link; @@ -444,6 +672,8 @@ static inline void cdns_pcie_rp_writeb(struct cdns_pcie *pcie, { void __iomem *addr = pcie->reg_base + CDNS_PCIE_RP_BASE + reg; + if (pcie->is_hpa) + addr = pcie->reg_base + CDNS_PCIE_HPA_RP_BASE + reg; cdns_pcie_write_sz(addr, 0x1, value); } @@ -452,6 +682,8 @@ static inline void cdns_pcie_rp_writew(struct cdns_pcie *pcie, { void __iomem *addr = pcie->reg_base + CDNS_PCIE_RP_BASE + reg; + if (pcie->is_hpa) + addr = pcie->reg_base + CDNS_PCIE_HPA_RP_BASE + reg; cdns_pcie_write_sz(addr, 0x2, value); } @@ -459,6 +691,8 @@ static inline u16 cdns_pcie_rp_readw(struct cdns_pcie *pcie, u32 reg) { void __iomem *addr = pcie->reg_base + CDNS_PCIE_RP_BASE + reg; + if (pcie->is_hpa) + addr = pcie->reg_base + CDNS_PCIE_HPA_RP_BASE + reg; return cdns_pcie_read_sz(addr, 0x2); } @@ -525,6 +759,22 @@ int cdns_pcie_host_init(struct cdns_pcie_rc *rc); int cdns_pcie_host_setup(struct cdns_pcie_rc *rc); void __iomem *cdns_pci_map_bus(struct pci_bus *bus, unsigned int devfn, int where); +int cdns_pcie_host_init_root_port(struct cdns_pcie_rc *rc); +int cdns_pcie_host_bar_ib_config(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags); +int cdns_pcie_host_init_address_translation(struct cdns_pcie_rc *rc); +int cdns_pcie_host_init(struct cdns_pcie_rc *rc); +void __iomem *cdns_pci_hpa_map_bus(struct pci_bus *bus, unsigned int devfn, int where); +int cdns_pcie_hpa_host_init_root_port(struct cdns_pcie_rc *rc); +int cdns_pcie_hpa_host_bar_ib_config(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags); +int cdns_pcie_hpa_host_init_address_translation(struct cdns_pcie_rc *rc); +int cdns_pcie_hpa_host_init(struct cdns_pcie_rc *rc); + #else static inline int cdns_pcie_host_link_setup(struct cdns_pcie_rc *rc) { @@ -546,6 +796,34 @@ static inline void __iomem *cdns_pci_map_bus(struct pci_bus *bus, unsigned int d { return NULL; } + +void __iomem *cdns_pci_hpa_map_bus(struct pci_bus *bus, unsigned int devfn, int where) +{ + return NULL; +} + +int cdns_pcie_hpa_host_init_root_port(struct cdns_pcie_rc *rc) +{ + return 0; +} + +int cdns_pcie_hpa_host_bar_ib_config(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags) +{ + return 0; +} + +int cdns_pcie_hpa_host_init_address_translation(struct cdns_pcie_rc *rc) +{ + return 0; +} + +int cdns_pcie_hpa_host_init(struct cdns_pcie_rc *rc) +{ + return 0; +} #endif #ifdef CONFIG_PCIE_CADENCE_EP @@ -556,7 +834,10 @@ static inline int cdns_pcie_ep_setup(struct cdns_pcie_ep *ep) return 0; } #endif - +bool cdns_pcie_linkup(struct cdns_pcie *pcie); +bool cdns_pcie_hpa_linkup(struct cdns_pcie *pcie); +int cdns_pcie_hpa_startlink(struct cdns_pcie *pcie); +void cdns_pcie_hpa_stop_link(struct cdns_pcie *pcie); void cdns_pcie_detect_quiet_min_delay_set(struct cdns_pcie *pcie); void cdns_pcie_set_outbound_region(struct cdns_pcie *pcie, u8 busnr, u8 fn, @@ -571,6 +852,13 @@ void cdns_pcie_reset_outbound_region(struct cdns_pcie *pcie, u32 r); void cdns_pcie_disable_phy(struct cdns_pcie *pcie); int cdns_pcie_enable_phy(struct cdns_pcie *pcie); int cdns_pcie_init_phy(struct device *dev, struct cdns_pcie *pcie); +void cdns_pcie_hpa_detect_quiet_min_delay_set(struct cdns_pcie *pcie); +void cdns_pcie_hpa_set_outbound_region(struct cdns_pcie *pcie, u8 busnr, u8 fn, + u32 r, bool is_io, u64 cpu_addr, u64 pci_addr, size_t size); +void cdns_pcie_hpa_set_outbound_region_for_normal_msg(struct cdns_pcie *pcie, + u8 busnr, u8 fn, u32 r, u64 cpu_addr); +void cdns_pcie_hpa_reset_outbound_region(struct cdns_pcie *pcie, u32 r); + extern const struct dev_pm_ops cdns_pcie_pm_ops; #endif /* _PCIE_CADENCE_H */ From patchwork Mon Mar 24 09:09:24 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 14026985 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0b-0014ca01.pphosted.com [208.86.201.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60A0325D554; Mon, 24 Mar 2025 09:36:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.86.201.193 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742809010; cv=fail; b=A6dDyj6Cgu3kmFtIg4Zc+3QSV2G3uESm/1OaokurT5IegKAFgoAq0ucbJ8/WBe5OlwV+awGYJCn8cAY6I0yz+L4wJ3/jKLUhyjnjufKaZltB3m53K2sfsy9NPLCUBrEXVGZiw2tLqwmuaU+660R5aBuq5JL2mO1OOBUimbZjfKM= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742809010; c=relaxed/simple; bh=8LLMQx58wLfXMuInW3H2ITjQyZv8C2KWECCSkkHwM7o=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=Rk3Frd+AimtWZD0pQZPDVVwbCpgnEfTTi9DlqypnIxf+qt9w6virsZjLM64n6BYPc+wbC8PQZlFZXd98o9CnLueNcFnfzhK+AiyLCOFcKpYE8fYjxND8/xbXISedn04/YunKNauJQziOqcHubiXgb6hoavhYGygy/QRcC7bkHKo= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=ObfCQucD; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=LR/bfUat; arc=fail smtp.client-ip=208.86.201.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="ObfCQucD"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="LR/bfUat" Received: from pps.filterd (m0042333.ppops.net [127.0.0.1]) by mx0b-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52NKxX1v020026; Mon, 24 Mar 2025 02:09:27 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=1cM57l32c2Qk0h7ValGMKdK1FrmVe3lkPvMS1BagdeU=; b=ObfCQucDV4sw 7Tgga4FWvuRpYz/Y58s/ijOf69uHLuW4QroHGw5I31v2qDFnvcKjlCrybhyEQoHt Q85PW7nWCtLrZsaJQJ5Ec93ZGuKtvkx57CmHu4IUCoUw9mVxicfkYtF2djIkOLrX w48Sq9ULz29zSt4wwPTOkhaPGCS6gKEzlM9nHqc75bJmhI+J0QtIv426D2dCN1wk 5llzwot/RcOG0qTuDd+dSDgDhrBxKadU5ivWVIFtwiPVyjvuQW3jOqRxSzHlPq8u JXzxSGCmNfCkYfpPuszwa/7eYaX23M1qiN7qzAu9+zLS8yVMCE+yh2iYL3JO2t3P WpGmOjdR3w== Received: from cy4pr02cu008.outbound.protection.outlook.com (mail-westcentralusazlp17011027.outbound.protection.outlook.com [40.93.6.27]) by mx0b-0014ca01.pphosted.com (PPS) with ESMTPS id 45hrswn108-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 24 Mar 2025 02:09:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EOD+nbv8XKRPo3xqObNK473V98zthYyFYnOjDaaWuQlH8s8DGJ6F2UEytVGoaSEAkPwTAHZNstg7LJXUbrb7rlcsG24u1VCtaxLQU1aXIR+Eqlok+VSDNn35tnzCRLm/J7/1nEe94bz8pINH6z9wdySFCUi1e7DJG9U/vY5upW7gGxM9isMeIEd0dK9cwIUeWnnTZDtXk/r5BUWcXDzT9CW5rkyN8obzgGslSJRsz0YzGT+X/dOo0OxOihSzKzWw9rDUc5iRqiKZl0Nwffa62tnH/9asNf4BX/cOo9xTzNDAK4lBdMYcU1ECsFfedLxdxvJ1BoTLd1dV4t0RYwScXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1cM57l32c2Qk0h7ValGMKdK1FrmVe3lkPvMS1BagdeU=; b=PJEJdADWs+fz3aIuDPz8l4+Yas2y2atH55wHP+XfUom90bqWFGmjikeO77LLbUf3lrtWfPZxiOiOFvKUmZ2JvpSq0CL8UkEf/GVCK6CVaTjOpmMPUSW/o543+iTei3oSD5zXgqfSyUQXubrmuCKP2eRxA2pmSBGpInbsrpz4MHC1VrOI/EnMWTF8pxC2ZaVhhe/QQpSPyNrJuzISAyeNeBwa2OtOFdkfMqtTbNCnkPLt45qhUKSR/AX2kdEiiLOdMyT398JSE+GcBRy5cOP1KL75/MVo7egFNaGJ3kdeKw55KS554dD2OleYLSIACrGE7jBAOfKNOne8CNtTPsL+Hg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1cM57l32c2Qk0h7ValGMKdK1FrmVe3lkPvMS1BagdeU=; b=LR/bfUatqNsJzrgRK04+KVpi07v3YN0aC+xil4LU6TgEgOf8SNHOA9VFtDWR9BFThp48O2O6A/DQKzrJW+BjSgLaGXLSI1DNespxKTOSKeCx9Hb8N7im6vv5bSFN/BUZs3/kbc8TRU8WKRPWo1BchYS3GFENTHaZybyt993QWeE= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by CH7PR07MB11228.namprd07.prod.outlook.com (2603:10b6:610:252::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 09:09:25 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0%5]) with mapi id 15.20.8534.040; Mon, 24 Mar 2025 09:09:25 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" , "devicetree@vger.kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [PATCH 3/6] PCI: cadence: Add architecture information for PCIe controller Thread-Topic: [PATCH 3/6] PCI: cadence: Add architecture information for PCIe controller Thread-Index: AQHbnJYkkvUSMEJCnUyTa3FMuTXuLbOB/bxw Date: Mon, 24 Mar 2025 09:09:24 +0000 Message-ID: References: <20250324082409.2566181-1-mpillai@cadence.com> In-Reply-To: <20250324082409.2566181-1-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy1hY2NmNzMyYi0wODhmLTExZjAtYTM2Yy1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcYWNjZjczMmQtMDg4Zi0xMWYwLWEzNmMtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSIzNTg4IiB0PSIxMzM4NzI4MDk2MzExMDc0OTkiIGg9IklaYmNuQzV4RHpvc3FSdnJCRktuVzlXVnRRYz0iIGlkPSIiIGJsPSIwIiBibz0iMSIgY2k9ImNBQUFBRVJIVTFSU1JVRk5DZ1VBQUpBSEFBQ3JTU1Z2bkp6YkFSUXhjY01nNEhkd0ZERnh3eURnZDNBSkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFIQUFBQUNPQlFBQS9nVUFBSklCQUFBQUFBQUFBQUFBQUFFQUFRQUJBQUFBeDlhTzVRQUFBQUFBQUFBQUFBQUFBSjRBQUFCakFHUUFiZ0JmQUhZQWFBQmtBR3dBWHdCckFHVUFlUUIzQUc4QWNnQmtBSE1BQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBR01BYndCdUFIUUFaUUJ1QUhRQVh3QnRBR0VBZEFCakFHZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRmdBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR0VBY3dCdEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QVl3QndBSEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JqQUhNQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHWUFid0J5QUhRQWNnQmhBRzRBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUo0QUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBYWdCaEFIWUFZUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUhNQWJ3QjFBSElBWXdCbEFHTUFid0JrQUdVQVh3QndBSGtBZEFCb0FHOEFiZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUhJQWRRQmlBSGtBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSklCQUFBQUFBQUFDQUFBQUFBQUFBQUlBQUFBQUFBQUFBZ0FBQUFBQUFBQWNnRUFBQWtBQUFBc0FBQUFBQUFBQUdNQVpBQnVBRjhBZGdCb0FHUUFiQUJmQUdzQVpRQjVBSGNBYndCeUFHUUFjd0FBQUNRQUFBQVdBQUFBWXdCdkFHNEFkQUJsQUc0QWRBQmZBRzBBWVFCMEFHTUFhQUFBQUNZQUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHRUFjd0J0QUFBQUpnQUFBQUFBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZd0J3QUhBQUFBQWtBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JqQUhNQUFBQXVBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JtQUc4QWNnQjBBSElBWVFCdUFBQUFLQUFBQUFBQUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBYWdCaEFIWUFZUUFBQUN3QUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFIQUFlUUIwQUdnQWJ3QnVBQUFBS0FBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWNnQjFBR0lBZVFBQUFBPT0iLz48L21ldGE+ x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|CH7PR07MB11228:EE_ x-ms-office365-filtering-correlation-id: 8fc8ecb8-79fa-488a-9a1a-08dd6ab392c4 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: WzTJSLONkgWMt4u/sBuWzhqLDWHrVStoKYx5KeZ0sFFSEZBH1SZpsS470nbTbB5QQywn9svs+tVTZdvhqqn3ZpP/Hm81bdWgenmNsVihqD5SVWcJxmg2YDuYCdQ8t51J9YBqxQb5lqa/1uT5ylUXCzOUAXVGOS2sJO0Fr/uM6zVg4YRcqPCYdoEVqN8QZcC4wZwpKAcnTmnW9n6rUaxBt3PE8TZRqKsGDbMhcR7OeFJsj4uPsTj/MdpOJEigoUO3BsF5KNothN+kC3/hoKDIttpo0IdSj+l8TjP42NhWGK1FlvfrX4LVRrFlg1SvXnlQkzcM5/AxMcy+oSsdtSrp0UPQqUiidJgimqs8XpuiKzqerZ2TwgLqcBw5fwghKgO6M8AIwN1pQKf5MqJQS23WZ7YMTpwfrBDnFNRCgqff9vel4l6Oo1M2eu8x6kdlu56tImUXddg66MvLVJQKlqKFU872KXvIg+mHoFMo8xHOKzuPz3inXXrxEWakzMxAY+WakSnykCCzhKJ8ivWRxcNoXFAHnkav8CDNsnIACe1Yk1QcXJ+EpR++ttTB++BW2t7P4feeesnrguoitjc3av3pNXiEXTc4PXkQe3/uUl5tqNiCe9ot6XUNNdx0YvYC5lDYtzH/c5LmkOvzWeJa7uFFa1UyAz05UfdHOeVoPdZIni5HI5f9oil9/YyXkCkEjY7atU7k4vNSs88LxqyWKEdvE+4RK/y9velVZynlYHcTQqGcz0z4MPoVZERGlItvIkuobHx8ZFbfKqiSLDv0ZMneJHGNFdj+A540gboxrOm4B/eYb0YCZYmZEAmD0w6ZJtMRe+ZRanPBkC1hRU25bpQB0fCIJ58VBQrsofJ38az2KiGfNP6vHUoJhrRVmug0pkXJg1Fkck5fS/5PwZ5o2WZPSxwNvovprUoA+Fkflbb9gxO5gsvbFWn0l+wd3Phsq7uWy3/EH8a0oVqRe79fOrj039sJsyYsLoPze9G8EyGHEO+NeApyCcPNA0rcLm2wBHP/oeichaezN101ublaomtAuS0Bo+OLKNc20Xg6cZ6x3JUDJrZy7Fq4h1Rw8Hyi/en26tnwoezFsB/TOdJ8Zzuqm15mIg4sakdAIONeo78qxxKGRU40VrH88AQmM6oSv9JjcBxfBXFzDtJHfSACGvxvV9yqxZBWbtaJS9YZrDhR5ezn8nXwelKbHy3s7sx+XXNPGYRIRrBb1sRefykrslvkiics0pOsOSrD6HYWTP12GxT3M/ac5gFmPScFhCJ9f8g+dXnheiY6aUIllhk6AmON0iBlBPQ6YS40RpskBlN3bKlo5s/02vHZnuYiJPjpeM8Wa8lXap+2JGkw1c+V84T85eNfC1NuM/KkWqNilNKDmh67Ia/ICvUbsrNrESqXilAQzOGZK9Q6HGy+T2ZFeyxHQki3M5+7+YlZKblRe552TegeWKcjEI42FiLZ64ipiNy6 x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: RM/zzTf5JdvQB2bySL6wdCy4hH73qAyoo0eRk68bWm39LnD8ZiNCPM9KrhUJeseyKUSf0JLKR/cxkDo5m9UpMlejsnIjW6Wkm7lwpkd+fnFVwQAvI85B0kd6THHZ/oTmfIVKnE3zy0VfAoTVSQ03r9DTmiaEHzeEXEyZG1WxrIdweZJHBMEu7hoNpAL4pZC8IQAtxy93KDq6skgzAhpqT9ipYEWpAahbWLhEsDIi+9z8Cl43jDAm/nbtRUJ2bq0kRAUIdvJmlRkBCto7hzs8aNnl5GRXIavikmJrSS+ZREDXBIXaAe0XYZXjRHE/c5h+f/5TTcPMzrAhjMbGq/f9I3aEiQ4+BmmPa3xZrDxWQ4lX20Ptsov0/JuYCpqhSRYdUFD0OTdVAvyvMmrujek87PobnKT8l2VGXRDTkhnF4YxT7vTnD81u6vaGHNRoItZmBt/kHOWbB9bfGhcchEeNrvGa8mXYc/O4oKaDwNLQ7OMCTVGW74elKOJDoWpnfelANbkfCdx5nvhTeYk7rauoUa/IPiojEFZ0g7MyZrW9SWikzZui6lv1upvKokphQ/2jzipbur2Ta6DmGiNCJVjTDENnizNK8H3ngYpa0laui95LmgRruHfKh3npA/ThzWb9acMrO6pUvoU2WG3EDVEPbM3rooqHo8m1vA2tZdBHwUN0FFQiDs4vhzCaA/5mQdYc+Kl3ZnTnzS6Yba14iEi4b8EbfbjFOODecGKDvkHlizMarsxlTWtHn1McKh1wamdf53fMAdU5HSxvNotDiyNvdf5cqt18AnnnX9GmYPFeZSCRRd+tax9R9vQZyBdu2V5i40OFSR0tX7C1moPxt4MrkhKGixk+TTQe2u6DdlKf+sqJUBYW4QXCZGXHxPxotZSezwT9ZvQzdYHQjkr3W3lTKK/GK2XpdpfRphVGYegfbAcR/+B8Jw132iL7DE0z7mlYvpUYyfB9skPg5UcdhTPPC24WGW4nkYmF4LErQGsSDw6770Jph925RZu22W4pjn06tijKl1dICvH7MbkBZj/2MLWGZvJxoDCUjHqaaLFjJqFxl2g+CPqRPJGebOPCRBP1r68Y5LthodKUW2Bb1c3Lx61mxhk6fx3YupoR/618OBOzzS1qQpxCLP6zKOBZ3+eKzacIej3KPI6NVIForDFnETAWxzrI5Jdb/AfaxrNtITVahqAtPWBeFm9k6MKZATTC2j+GzNBdM5hpGEsTi/05PrS9I3BbSzlI9JcF7kYfoEzerCKactyIMPf1Tyk1yX2HpUs9QFf57Z2Ied9E035HmgszvZWWp6OSYL7EmHZXCZIjETegprtzZEBbsku9EyvoMDHivi6L+a4U/+cmuvJel14CYCDM8VW7mIBsHrAHVITMhmttjHzIeAF7TaSMOMyN09NxXGwcm4RC8Pfd1Tqj3r//DjjUeFBA/+XpqaKcBPGj5Kwn5ieSK9gIGcv9MpDfWC0OiXf8nujBhrPg6zw2/Zrcy+X8wVIOsah2kQNfCObKv0MaHjMPlHhRGqf2ZudBr2n4qn2Sa6wNcz78YlNOo7WCvv75gldYe1RI/pLNlJ1VloSDWxhOpvWAPTUiq2Hi Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8fc8ecb8-79fa-488a-9a1a-08dd6ab392c4 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2025 09:09:24.9901 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: FWrjMCXxRNwV0YkTTxWxIbs4ck2tYGmsiRPoozj63eTXJl9ubuYRVYJjQWc4+yNI/w+xe9nSjBdPrvRl0YcyUjaUKZb2NNmYxQnmp7QI7K0= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH7PR07MB11228 X-Proofpoint-GUID: gpXZigOn2XZ2c_ZQ-b8baBDD66ig7Hlo X-Proofpoint-ORIG-GUID: gpXZigOn2XZ2c_ZQ-b8baBDD66ig7Hlo X-Authority-Analysis: v=2.4 cv=M+RNKzws c=1 sm=1 tr=0 ts=67e12146 cx=c_pps a=tJhdH1fDB3NOBSro6qvwmg==:117 a=lCpzRmAYbLLaTzLvsPZ7Mbvzbb8=:19 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=H5OGdu5hBBwA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=RL30f-D3pFWFbXPyOgcA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-24_04,2025-03-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 mlxscore=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1015 suspectscore=0 phishscore=0 bulkscore=0 mlxlogscore=999 adultscore=0 priorityscore=1501 spamscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503240066 Add "is_hpa" boolean varirable to struct cdns_pcie, to support presence or absence of next generation - HPA(High performance architecture) PCIe controllers Signed-off-by: Manikandan K Pillai --- drivers/pci/controller/cadence/pcie-cadence-plat.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/pci/controller/cadence/pcie-cadence-plat.c b/drivers/pci/controller/cadence/pcie-cadence-plat.c index 0456845dabb9..98ffd184be93 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-plat.c +++ b/drivers/pci/controller/cadence/pcie-cadence-plat.c @@ -42,11 +42,13 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev) const struct cdns_plat_pcie_of_data *data; struct cdns_plat_pcie *cdns_plat_pcie; struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; struct pci_host_bridge *bridge; struct cdns_pcie_ep *ep; struct cdns_pcie_rc *rc; int phy_count; bool is_rc; + bool is_hpa; int ret; data = of_device_get_match_data(dev); @@ -55,6 +57,8 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev) is_rc = data->is_rc; + is_hpa = of_property_read_bool(np, "hpa"); + pr_debug(" Started %s with is_rc: %d\n", __func__, is_rc); cdns_plat_pcie = devm_kzalloc(dev, sizeof(*cdns_plat_pcie), GFP_KERNEL); if (!cdns_plat_pcie) @@ -72,6 +76,7 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev) rc = pci_host_bridge_priv(bridge); rc->pcie.dev = dev; rc->pcie.ops = &cdns_plat_ops; + rc->pcie.is_hpa = is_hpa; cdns_plat_pcie->pcie = &rc->pcie; ret = cdns_pcie_init_phy(dev, cdns_plat_pcie->pcie); From patchwork Mon Mar 24 09:09:47 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 14026944 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0b-0014ca01.pphosted.com [208.86.201.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D627714EC46; Mon, 24 Mar 2025 09:09:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.86.201.193 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807397; cv=fail; b=gkW9k3TWlFkRiKDForDKFgsngoQkECOL8iB+QONQV0exXuV3nlG+Ph0/ZKCl8jZfEDw5R16xAf3MJslvNVFQgSHsZb2OCmsGmY7S5UVD+UAK5E5zxWjBKgwd4fvo/vRiN/Mg7qB5aeD19+U6dHNla6Iuu9dxl3YZrCsO5qD9JDc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807397; c=relaxed/simple; bh=T9UkI/FpgiDA1VFOe1y/NPq2cvj4ohpRDGgcL+55Ls0=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=JwORyNecMq/nzyTstUgCeu6HUb2IH1SnBWOELRDLPFxstkWlDFLvF5vtr7rHSYU09sP4H6FpanfqiXXqNvErYN24zJpRgsfl/BqIYXpqViWo+mdD33owfOn3eY3fvXRv1uFaU614JaKt5mzjLRFdMvNkRjTjZQ6AQ2GVjFqwdnM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=dAhepsfH; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=D2onjeUe; arc=fail smtp.client-ip=208.86.201.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="dAhepsfH"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="D2onjeUe" Received: from pps.filterd (m0042333.ppops.net [127.0.0.1]) by mx0b-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52NNbOFl017664; Mon, 24 Mar 2025 02:09:49 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=q75OSdbcGoikEa81a2N1P8tSy2e7X9WlZUbm6z/nOBQ=; b=dAhepsfH8Cev rCzsMj6CpssC4x6Tu0tHgzzJSAzUhEYkOe/EdJi9dH14L0DYeZ5SD4IIzP0uv4xj Pk4SmJjMWCkXHAGVrKEPRkbZRPuyzOw+6qfonoein/wMySkVK36r7RFMILRmSzet 5tN5my3nwYqkLskUv2NSKj40rrChpwRhMVG6bRzD8wCUjXAQPllUPV32SzjlcyGJ daSaZlAZLTW1G4h0WjovQFhqGpeIpbJJRw1Ywyg0pbOHBiijFs8WRRx+h0AWLM9p PK07mTK7CBlNd1IhG7WkjKvYCjPeu1JfMCmq6pTuecbavV5KqdqxK3gy+RrOlFu/ mKBqUPHKLA== Received: from cy7pr03cu001.outbound.protection.outlook.com (mail-westcentralusazlp17012034.outbound.protection.outlook.com [40.93.6.34]) by mx0b-0014ca01.pphosted.com (PPS) with ESMTPS id 45hrswn117-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 24 Mar 2025 02:09:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Gqrgg4AB/PbaJU63VLuZ5KkeXFy0GJVLnq0edPT/VL/FHiyHsqairTbEvh2DCIEx4DcNOVxF+5yKNtnjrKp9RvgyxXUNP1rD1ndk78hdfz7U8Jm4Al5Q/b2LeHFCO+YbQ1CbLyc5QnpNUnPxnOvS9bYi1bF9BcuAKBXmu+qGfZ8H4qRvv2Pj73CrEx2K+g24dKg+E/IsLS5fiPvXhubMVGa2UmlINDGMgri33zLEav8uqeipcjE/mfkWTzn5H3ykndv6gwwmuulzqtIULCMAy767shmJpgnMb1jKXlJ2eu4pOlvkSZ7Wp+TC7b7g9Y3XbQFMwAgzyg44tff15RZNvQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=q75OSdbcGoikEa81a2N1P8tSy2e7X9WlZUbm6z/nOBQ=; b=RselZ+SofClJ+9PKhW3iFopEMMOsS9P9YtA4fAjX/kCbbTxMHtjSjihGiiZLcx0Nv5GgoenYJcBldWgaR6EH0kAsPEUu6cVzIJrKvZ+J/jQpqR8sARlW7hgaaBNrkQN3vaeHofNqpBZQ+iZIIqyJkZhOR1XUyzxvqkBcAoNLIjb80Pa2NvRD8mJ65XOUraxVP3u2AydpdakxHa4b1mMwrMA3kykFuLvnUwDmkP4kUYZTlRFZSXbdQ+7SHbxhgNa4GD12zJuMhVnqCB24uM6HXj2KvNQdEogNEVSaMyf+2sLtXojgxnkSwz15AoS+nb1WAKhiCdmPel0EpABhfT1aTw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=q75OSdbcGoikEa81a2N1P8tSy2e7X9WlZUbm6z/nOBQ=; b=D2onjeUePFQwbnlcNuhWdbHQW5Q0LQ0exHY2d0Vh3MKwJZzKEa1B7SFaha06XHZizd8sxknuOj7cnpSh4EfrUj/TshpesGXhDhsTU8l1lzrVTA9S7tyRG35T4/BFNSc68JA4hiWwQ2LZo7c2Y1ZtzH3CpjmiytuQ1FVZVOJLNLQ= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by CH7PR07MB11228.namprd07.prod.outlook.com (2603:10b6:610:252::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 09:09:47 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0%5]) with mapi id 15.20.8534.040; Mon, 24 Mar 2025 09:09:47 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" , "devicetree@vger.kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [PATCH 4/6] PCI: cadence: Add support for PCIe Endpoint HPA controller Thread-Topic: [PATCH 4/6] PCI: cadence: Add support for PCIe Endpoint HPA controller Thread-Index: AQHbnJYyn1BXAu4YTkKWzmkFpRrs/bOB/fuw Date: Mon, 24 Mar 2025 09:09:47 +0000 Message-ID: References: <20250324082437.2566239-1-mpillai@cadence.com> In-Reply-To: <20250324082437.2566239-1-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy1iOWJjMDY5YS0wODhmLTExZjAtYTM2Yy1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcYjliYzA2OWMtMDg4Zi0xMWYwLWEzNmMtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSIxNTI3MiIgdD0iMTMzODcyODA5ODQ4MDM4NzYyIiBoPSJ4c0hwZUN5by9WMU5JSEJVY0xtZ0QyMnFnMWc9IiBpZD0iIiBibD0iMCIgYm89IjEiIGNpPSJjQUFBQUVSSFUxUlNSVUZOQ2dVQUFKQUhBQUJxWlJOOG5KemJBU3l3UHhiMFhQanRMTEEvRnZSYytPMEpBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBSEFBQUFDT0JRQUEvZ1VBQUpJQkFBQUFBQUFBQUFBQUFBRUFBUUFCQUFBQXg5YU81UUFBQUFBQUFBQUFBQUFBQUo0QUFBQmpBR1FBYmdCZkFIWUFhQUJrQUd3QVh3QnJBR1VBZVFCM0FHOEFjZ0JrQUhNQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUdNQWJ3QnVBSFFBWlFCdUFIUUFYd0J0QUdFQWRBQmpBR2dBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVVBQUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUdFQWN3QnRBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSjRBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZd0J3QUhBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFITUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR1lBYndCeUFIUUFjZ0JoQUc0QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWFnQmhBSFlBWVFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0J3QUhrQWRBQm9BRzhBYmdBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFISUFkUUJpQUhrQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUpJQkFBQUFBQUFBQ0FBQUFBQUFBQUFJQUFBQUFBQUFBQWdBQUFBQUFBQUFjZ0VBQUFrQUFBQXNBQUFBQUFBQUFHTUFaQUJ1QUY4QWRnQm9BR1FBYkFCZkFHc0FaUUI1QUhjQWJ3QnlBR1FBY3dBQUFDUUFBQUJRQUFBQVl3QnZBRzRBZEFCbEFHNEFkQUJmQUcwQVlRQjBBR01BYUFBQUFDWUFBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR0VBY3dCdEFBQUFKZ0FBQUFBQUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBWXdCd0FIQUFBQUFrQUFBQUFBQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFITUFBQUF1QUFBQUFBQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCbUFHOEFjZ0IwQUhJQVlRQnVBQUFBS0FBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWFnQmhBSFlBWVFBQUFDd0FBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBSEFBZVFCMEFHZ0Fid0J1QUFBQUtBQUFBQUFBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFjZ0IxQUdJQWVRQUFBQT09Ii8+PC9tZXRhPg== x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|CH7PR07MB11228:EE_ x-ms-office365-filtering-correlation-id: 7a9e9b19-5a97-4e32-2a64-08dd6ab3a008 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: ijkqXKMPt3WvRPIASaRMtsyf1hLHmpk3wtRTN06cuKDJz8FpADhzHALJnhFcQDX4ZPiT7bSf13jBNmiTt/m39d7OYKdzPZZuYY2SX/e7hBsJuDFYegbeh6CHUybMFM36Ugkk/QGoC3lNaH2nGFbVULBC2ebysWvuqfk38K+d4SNVympNwWQtjxLrtJ+CsTdQc2BndLNyVfez3QNWCrg4qb/Wc2vpKQBTesEfiKHwqV0jdcojz0YUel+RBCY1ESNYhg/D1+0CFW+nBw4RNEEHmRXOdOxuvv+53cIpq1WKcgwi70AmpRW/mY8LBymlIcbxVVPZuk0JZnzlrTwKPubxuIvddlrOj3NTv8lazL3HBvNQ3L+7XGrngfB9ZqDntw1GqhgCdOCaldCup1EMv138p/8E8b+2uIqBUSQ1M3TiD3ootRgzRQpw7nSnclN626NHDNFORKo7Bsf3tMoS/PPDa4CUxcVKeOtIIpSqFoP6GcqjVtlW1nDX2v3lFoI6OEmERD2kwvl7aOyrkYbhcR5uBb9sd72CZtWfamCdMS5Zf+FN4YCLiBbn2lUEXbDxhvEPV6IqG/UVrq73usJHIM6z11EyS/8d0rzC3Itk+vOhO86KS0xBRKEIbxw6i7+h5ioWpjaQ4lXEXbXTj+TC9yyCKpbVd5wXBkP/x8U1+LDDPSjTqRyxiUrcShFkWqQhrZ8n0sqA6Qx4fC7VfIA1fK0KiePhM1J/bE1MG4p5cJEoxYV2xs2u3fw9gzFmn5xzRom7RAMlgAfJzXDSNN6wkAoZwXo/OmwTZrKp1cyq1ZH54xUROsz6Ylb3kCmKF6TYFDnu0gCnIiFf/QG5wMZA0y3oweCGctvxH0ebBO+WyItkKRYkNBfiVYUIBjotUxVoE9DWEuJutRRtkZ3ZBgnSThfn+VSiuKcmy96RUqSE+QeWXA7l3qLT8tSJBnt5wK7fYG2kXR1/G0Ho3QjeRMMVMLlsqfl9Lc9ZpdD34g1dcaxtupSVy7oQNTxpWhzoNQk/a3oPX0MJSOV/5VF5FXy5TxAs/WwTT1O1fOjyaH4ml5aaHZsHb2EwwuBgTvsJeDhYzQRQYpfaWG6sWIWwFSGmcQMvbn9XjdXPQu3n2WUCULGoiiU9XnsVTmJHfIkQOAQNd0zHC7jL2bXGdXni16LMtB4iwrmt5EUQhnecVhi5eiTAdBYkQRcr4qk1Hp4bUgM820haAH5CpMsdDl1styPaK9z7c9Z2irrHPQRlqtu3sDvOwowZXx2fCOyYcJy8YOZqn8UObCEtRl5JF999ftmPZu7QA9d2zvjL+Wdeebw2POo4blDE1440CrObJdHF2fOp5ELjwax9M6ki1uIXXBx205uRqHvCZAlIKqZLRb9C9Zw1OcsJ6O6Ur41N2mJK3Hslrm4/hX+tIzF7Z0m2jrwK2Vz/fjJNGbDqDX9EILmLsoxSQCKeUNxDJ/flODcXOFYl7h15 x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: HIVezPJvwTMjtPsZyJMQAiAWU3OPNZbxclWiHbRwaiucUQr3i71My6WLYmF9poJtuit0ob8VgRXBoksZR+2Fa1stf3OFH4CvvceV6m3TeSL2tIINJas5V2kdqgvzssNuYmUysrc+gQWXjqgZTufKhVP1F4rw04J9yiDq7YaJXMHUXu640ZfRtlf2ylS7wq5fzkFnk/drgqkcx2CWI9jHJ7Nq/3nW/GLvSmBpcEeW20XB28Ai2quHkmBf94rRXD1Bamv2L9MTUaSfrf1J7CTg6axTExqDKxk2H00eLLtR6AcmcqQVM0/x/3OfJsZl/Ntj/JIoLoP//6b+G6Xh2lzgkdKOoIHlXR5r6Ek1RtA0N19KXaJUyG88dFZJ3tPUwGT+zvoDEnubu6xNY2TM17+gSmKe+m7Q5TPnqLbq3OBgUQRIBXmvmMDcrP+iZbrtyfTFgtO/WgrZYn6X/jIs7tCTVDM2xDjiNGfprnCkXFHMnDkGxiBU8K1MWEjWFQIn7VCyRCtUjr9gemfi8JBd8HvYR1w2irwFaTW4TMxZccr8MIgrymceitSB6+yFpa/0/0Dn+VAK/EEN5Nx1h3+Bb9ajHux6aHO8I1l1Psy/5KRiwtduYHa5W6g1S0V1gRay55++mhUzJ2FI/+q30tR0iynrSZJRqODFa0Jjgm4SrodkNIe2sif+yi/PyUfbWq9uq9v6n5AVEyHb9fBgiTcPPo1NC3924jabKePDdK7rryezVSrXBfYwWsNvZEfI9zTHf6J/BqiRBRg/uJrAS5kCBG0K9bgvMANNQLfYex4OnMmM2FwEWkApLm4ibN1ALmYwC11X2O+FrL5A1K5qHUo1ZrYKGrOH5Y6/n9Y4FPfOfoH2DBFtqv+EVxZrBJtK/+oGzOG/yAifK6rHoFJ80TLswoprES6WIDHWepcj3/dqHYblZFUPBhujWZhTZ8qm0JUKuFfEFKEWAcMt8M6y5+2AtKuk3fRw8S78SMLYau+dk7C6d53gxJ7I13vvPXYTsxuNyScyrwahJYrPU35iSO5qK8CMgdNJG8eYytb12D1mNA01TvBCnEiiamElqWRCzr/Zz1ZlEjqKINCyfYcKkF20roqGX9QNfkTrPRw3P4f8PFWxFzP0/CIgaSFwn2LK0t0GIWm8yp0bgm7lpXiMk/KRvlxKMfFkcrkvT9mV9UYpFEYymI2VhDaHYE9pu8w6pAtzmSCHUQpPWXWrLYUdWYVDQSg/PT7wt9GyR0/17v1tE77P5lrEILNlCUGeo4U6mVZGcC2qpWDxwmJyc9rV37gTKcQvAhSAq/ubsSenK2vIimgMw8NP1L5qW7/TZ+1CuErXfBKaYKV88sM2a8BLW4vUTrDN2b+vFhWJCM8ik63Uv/ZS2gcfMQZjyrsm4Yap6TabWdPySqZHo06CJdaTLB/55+4mGYbxrokPkCbRDByJslOFMuqzy8YUeSZrpsEbGVpoB7/bDOdUsAM49kyney4TPwrLNMzqdb0vuB53HidaX4ndCuVZljA3OsTBGcFknM10SQys+KnVl106E4Y1nfuW6WE1tHF92WWmTsYWST6usZ/x3w6HSsP9UdU5sewOF/NhvY/t Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7a9e9b19-5a97-4e32-2a64-08dd6ab3a008 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2025 09:09:47.2982 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: W3Mmi+S7db7R70LVJlQ6LkOAjRdh7DgWT7wdkfmU5q/kGHEk05ktXMvAWrW8bd9iMrDcMsJfDHkj5cQ4NelPgr1iOwr/tf2SZqUW0eKfvsc= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH7PR07MB11228 X-Proofpoint-GUID: ANZBPfCQaBTj64CakIvETh1YwGiXmlKo X-Proofpoint-ORIG-GUID: ANZBPfCQaBTj64CakIvETh1YwGiXmlKo X-Authority-Analysis: v=2.4 cv=M+RNKzws c=1 sm=1 tr=0 ts=67e1215c cx=c_pps a=jgLrbg7RBTw9j6qPRKhXvw==:117 a=lCpzRmAYbLLaTzLvsPZ7Mbvzbb8=:19 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=H5OGdu5hBBwA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=n7m9l1-mCJkT1szWuNkA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-24_04,2025-03-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 mlxscore=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1015 suspectscore=0 phishscore=0 bulkscore=0 mlxlogscore=999 adultscore=0 priorityscore=1501 spamscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503240066 Add support for the second generation(HPA) Cadence PCIe endpoint controller by adding the required functions based on the HPA registers and register bit definitions Signed-off-by: Manikandan K Pillai --- .../pci/controller/cadence/pcie-cadence-ep.c | 149 +++++++++++++++++- 1 file changed, 141 insertions(+), 8 deletions(-) diff --git a/drivers/pci/controller/cadence/pcie-cadence-ep.c b/drivers/pci/controller/cadence/pcie-cadence-ep.c index e0cc4560dfde..ec2cd2d63105 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-ep.c +++ b/drivers/pci/controller/cadence/pcie-cadence-ep.c @@ -93,7 +93,10 @@ static int cdns_pcie_ep_set_bar(struct pci_epc *epc, u8 fn, u8 vfn, * for 64bit values. */ sz = 1ULL << fls64(sz - 1); - aperture = ilog2(sz) - 7; /* 128B -> 0, 256B -> 1, 512B -> 2, ... */ + /* + * 128B -> 0, 256B -> 1, 512B -> 2, ... + */ + aperture = ilog2(sz) - 7; if ((flags & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_IO) { ctrl = CDNS_PCIE_LM_BAR_CFG_CTRL_IO_32BITS; @@ -121,7 +124,7 @@ static int cdns_pcie_ep_set_bar(struct pci_epc *epc, u8 fn, u8 vfn, reg = CDNS_PCIE_LM_EP_VFUNC_BAR_CFG(bar, fn); else reg = CDNS_PCIE_LM_EP_FUNC_BAR_CFG(bar, fn); - b = (bar < BAR_4) ? bar : bar - BAR_4; + b = (bar < BAR_3) ? bar : bar - BAR_3; if (vfn == 0 || vfn == 1) { cfg = cdns_pcie_readl(pcie, reg); @@ -158,7 +161,7 @@ static void cdns_pcie_ep_clear_bar(struct pci_epc *epc, u8 fn, u8 vfn, reg = CDNS_PCIE_LM_EP_VFUNC_BAR_CFG(bar, fn); else reg = CDNS_PCIE_LM_EP_FUNC_BAR_CFG(bar, fn); - b = (bar < BAR_4) ? bar : bar - BAR_4; + b = (bar < BAR_3) ? bar : bar - BAR_3; if (vfn == 0 || vfn == 1) { ctrl = CDNS_PCIE_LM_BAR_CFG_CTRL_DISABLED; @@ -569,7 +572,10 @@ static int cdns_pcie_ep_start(struct pci_epc *epc) * BIT(0) is hardwired to 1, hence function 0 is always enabled * and can't be disabled anyway. */ - cdns_pcie_writel(pcie, CDNS_PCIE_LM_EP_FUNC_CFG, epc->function_num_map); + if (pcie->is_hpa) + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_LM_EP_FUNC_CFG, epc->function_num_map); + else + cdns_pcie_writel(pcie, CDNS_PCIE_LM_EP_FUNC_CFG, epc->function_num_map); /* * Next function field in ARI_CAP_AND_CTR register for last function @@ -606,6 +612,113 @@ static int cdns_pcie_ep_start(struct pci_epc *epc) return 0; } +static int cdns_pcie_hpa_ep_set_bar(struct pci_epc *epc, u8 fn, u8 vfn, + struct pci_epf_bar *epf_bar) +{ + struct cdns_pcie_ep *ep = epc_get_drvdata(epc); + struct cdns_pcie_epf *epf = &ep->epf[fn]; + struct cdns_pcie *pcie = &ep->pcie; + dma_addr_t bar_phys = epf_bar->phys_addr; + enum pci_barno bar = epf_bar->barno; + int flags = epf_bar->flags; + u32 addr0, addr1, reg, cfg, b, aperture, ctrl; + u64 sz; + + /* + * BAR size is 2^(aperture + 7) + */ + sz = max_t(size_t, epf_bar->size, CDNS_PCIE_EP_MIN_APERTURE); + /* + * roundup_pow_of_two() returns an unsigned long, which is not suited + * for 64bit values. + */ + sz = 1ULL << fls64(sz - 1); + /* + * 128B -> 0, 256B -> 1, 512B -> 2, ... + */ + aperture = ilog2(sz) - 7; + + if ((flags & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_IO) { + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_IO_32BITS; + } else { + bool is_prefetch = !!(flags & PCI_BASE_ADDRESS_MEM_PREFETCH); + bool is_64bits = !!(flags & PCI_BASE_ADDRESS_MEM_TYPE_64); + + if (is_64bits && (bar & 1)) + return -EINVAL; + + if (is_64bits && is_prefetch) + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_PREFETCH_MEM_64BITS; + else if (is_prefetch) + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_PREFETCH_MEM_32BITS; + else if (is_64bits) + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_MEM_64BITS; + else + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_MEM_32BITS; + } + + addr0 = lower_32_bits(bar_phys); + addr1 = upper_32_bits(bar_phys); + + if (vfn == 1) + reg = CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG(bar, fn); + else + reg = CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG(bar, fn); + b = (bar < BAR_4) ? bar : bar - BAR_4; + + if (vfn == 0 || vfn == 1) { + cfg = cdns_pcie_readl(pcie, reg); + cfg &= ~(CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_APERTURE_MASK(b) | + CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL_MASK(b)); + cfg |= (CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_APERTURE(b, aperture) | + CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL(b, ctrl)); + cdns_pcie_writel(pcie, reg, cfg); + } + + fn = cdns_pcie_get_fn_from_vfn(pcie, fn, vfn); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_EP_FUNC_BAR_ADDR0(fn, bar), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_EP_FUNC_BAR_ADDR1(fn, bar), addr1); + + if (vfn > 0) + epf = &epf->epf[vfn - 1]; + epf->epf_bar[bar] = epf_bar; + + return 0; +} + +static void cdns_pcie_hpa_ep_clear_bar(struct pci_epc *epc, u8 fn, u8 vfn, + struct pci_epf_bar *epf_bar) +{ + struct cdns_pcie_ep *ep = epc_get_drvdata(epc); + struct cdns_pcie_epf *epf = &ep->epf[fn]; + struct cdns_pcie *pcie = &ep->pcie; + enum pci_barno bar = epf_bar->barno; + u32 reg, cfg, b, ctrl; + + if (vfn == 1) + reg = CDNS_PCIE_HPA_LM_EP_VFUNC_BAR_CFG(bar, fn); + else + reg = CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG(bar, fn); + b = (bar < BAR_4) ? bar : bar - BAR_4; + + if (vfn == 0 || vfn == 1) { + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_DISABLED; + cfg = cdns_pcie_readl(pcie, reg); + cfg &= ~(CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_APERTURE_MASK(b) | + CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL_MASK(b)); + cfg |= CDNS_PCIE_HPA_LM_EP_FUNC_BAR_CFG_BAR_CTRL(b, ctrl); + cdns_pcie_writel(pcie, reg, cfg); + } + + fn = cdns_pcie_get_fn_from_vfn(pcie, fn, vfn); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_EP_FUNC_BAR_ADDR0(fn, bar), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_EP_FUNC_BAR_ADDR1(fn, bar), 0); + + if (vfn > 0) + epf = &epf->epf[vfn - 1]; + epf->epf_bar[bar] = NULL; +} + static const struct pci_epc_features cdns_pcie_epc_vf_features = { .linkup_notifier = false, .msi_capable = true, @@ -645,6 +758,21 @@ static const struct pci_epc_ops cdns_pcie_epc_ops = { .get_features = cdns_pcie_ep_get_features, }; +static const struct pci_epc_ops cdns_pcie_hpa_epc_ops = { + .write_header = cdns_pcie_ep_write_header, + .set_bar = cdns_pcie_hpa_ep_set_bar, + .clear_bar = cdns_pcie_hpa_ep_clear_bar, + .map_addr = cdns_pcie_ep_map_addr, + .unmap_addr = cdns_pcie_ep_unmap_addr, + .set_msi = cdns_pcie_ep_set_msi, + .get_msi = cdns_pcie_ep_get_msi, + .set_msix = cdns_pcie_ep_set_msix, + .get_msix = cdns_pcie_ep_get_msix, + .raise_irq = cdns_pcie_ep_raise_irq, + .map_msi_irq = cdns_pcie_ep_map_msi_irq, + .start = cdns_pcie_ep_start, + .get_features = cdns_pcie_ep_get_features, +}; int cdns_pcie_ep_setup(struct cdns_pcie_ep *ep) { @@ -682,10 +810,15 @@ int cdns_pcie_ep_setup(struct cdns_pcie_ep *ep) if (!ep->ob_addr) return -ENOMEM; - /* Disable all but function 0 (anyway BIT(0) is hardwired to 1). */ - cdns_pcie_writel(pcie, CDNS_PCIE_LM_EP_FUNC_CFG, BIT(0)); - - epc = devm_pci_epc_create(dev, &cdns_pcie_epc_ops); + if (pcie->is_hpa) { + epc = devm_pci_epc_create(dev, &cdns_pcie_hpa_epc_ops); + } else { + /* + * Disable all but function 0 (anyway BIT(0) is hardwired to 1) + */ + cdns_pcie_writel(pcie, CDNS_PCIE_LM_EP_FUNC_CFG, BIT(0)); + epc = devm_pci_epc_create(dev, &cdns_pcie_epc_ops); + } if (IS_ERR(epc)) { dev_err(dev, "failed to create epc device\n"); return PTR_ERR(epc); From patchwork Mon Mar 24 09:10:04 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 14026945 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0b-0014ca01.pphosted.com [208.86.201.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B87E14EC46; Mon, 24 Mar 2025 09:10:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.86.201.193 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807416; cv=fail; b=VvUBulesbEKcfuehwl8Yb9Jzeh9Gto6OcaFQKEHWXsbkdGBjGe8p7an/UWe29o6nBOMz+UZ5ocCNDzpgjnIV/1memWfCeWGNm2mw+Y9ew31zlU5m7iJT5VSyvZKe96nvjTRoIm0aIsNyQ9ZEF7nNbB+RA6PHHvk7SSMlHzHvlOA= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807416; c=relaxed/simple; bh=gBrk9qz/w2RrHePtUOIGVPs9jPnzD83vbI/6+NQ9v/E=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=F9Uh/WhFby0z63MkshVxAVHmS/qVfglS8xYayj9kPFh5x62aoNXSy1lAYD50zQtWsxx3O7weIG0UPkxHzONMhdzNflLEF7zyh2fJ7fcP1TQW+yL8iGQs5mZH/j6oUWgP9++fhjECBLeet8JhvFAN021qHlgvnAuRGUZiIPlOXQQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=ICWOzxTT; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=dz72jsgS; arc=fail smtp.client-ip=208.86.201.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="ICWOzxTT"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="dz72jsgS" Received: from pps.filterd (m0042333.ppops.net [127.0.0.1]) by mx0b-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52NKjFKS030480; Mon, 24 Mar 2025 02:10:06 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=dOOoO2DFlD/l1oIbsCP2MMli2TqMWeNDe53x9yk0DJE=; b=ICWOzxTTU0ji Socjk9SEyUlJ2JRF7mAeHgQ9ycp5ZB1o1fe6s6s1Os24FNPxynNmnu6JKjhJuJhS CIAk2LV1b80VMCUi4uW/bDwbO51Uiqkpz0AZGCb/D4XDjDD7Uf75YT1eJ6Kp2X++ JUpSDKSigcxR76RTFmHaFAYH2r6b4lmfmTqwvSY+P7vhfZ1IWfry4MifBSgVB9H2 0CNOTLzSCoxa7Y6hMvLheRxgAz6iJkjYVyJiJYGmthR5njmyOVMsKuHlW6M3cvlO vhbgpA9mGS9U5UecLZ2JW+XzBwIz7D0sJRjNsgrAhtPWTEYS0wC4dsTCGrlIn9nN BlXolVnyFQ== Received: from bl2pr02cu003.outbound.protection.outlook.com (mail-eastusazlp17010007.outbound.protection.outlook.com [40.93.11.7]) by mx0b-0014ca01.pphosted.com (PPS) with ESMTPS id 45hrswn123-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 24 Mar 2025 02:10:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=dJjNYGLvjYaQOQkkcZ/58CsWMUpiQRKlQFAfRfEHivjQczmlaiMvoC1ke9lr9LusFFVd2a4sp8MUJAvrrJcsiiwKtYKiV+Hiq1u6Uv+DAT6J5pJFx8n0enfaUe+mMcaJaqGUyJjk1QrKMmUOKUzwp+RKXjjW2Qvz6v75Gs9zP/5nTBlH6/EG+2UK8DWuJu7L9nM+SPYpDO82RHOlryy3mpLpw+dZ5tQHNno28ahTDuH393k9zuY85Htm5tCGQKfBix/6XF23QZXu77GCfqe+N1bGbnDiEgDgoMFtUKpwgozKAgcAv9XfDCJm3kY2n6pAA+sLlXuUL9XCq9Ri72Xl7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dOOoO2DFlD/l1oIbsCP2MMli2TqMWeNDe53x9yk0DJE=; b=bf+Nb1ErW1jB4YdQrmIqmr2qV84Rn66n5QdxPC1MGaB6iBU1XrkbyY4tvcgcBvr9sIGR++H23LOYU8j69MQctcQmzI7M8JZcm5TzbSe2X1mJ3UGCQg1Llq/G/gNXAMnFrX8rCTSsxlHkl4WjbQdmMCJ74ngSBpHC2aFEGkY5tkvatP9Y7JvtlKOtWWAnShbO8z3PyzqfJ1onUdBS9KRUTfrMd3t52JizYA+QJI9MTRYlaMHR2A6ubyRGqWdWfAgCR6TEEUbURkxh5nospZriLvgM9zXoQwtHw/8ySSlaO0WvluQaps9kTIqPzDE9jIqyZ9pl8UA6u3PiUHuApH3c1g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dOOoO2DFlD/l1oIbsCP2MMli2TqMWeNDe53x9yk0DJE=; b=dz72jsgS/8Jc+/y5jXF+roec2VqdzD9w+V8psaNdiGDgVGL8I/OVG2/5g/DwQqZ68+RuByqdsc8vYrHnC9sNVkTWK0Yd9YOysUJATpkgBIQgY7J99UnWJeETFEZaSb9hcMcRJgcWBFHCGxUxYv9A5gHO04zLt7Apky+TsEiYBoE= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by CH7PR07MB11228.namprd07.prod.outlook.com (2603:10b6:610:252::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 09:10:04 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0%5]) with mapi id 15.20.8534.040; Mon, 24 Mar 2025 09:10:04 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" , "devicetree@vger.kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [PATCH 5/6] PCI: cadence: Add callback functions for Root Port and EP controllers Thread-Topic: [PATCH 5/6] PCI: cadence: Add callback functions for Root Port and EP controllers Thread-Index: AQHbnJY91+61rbs4MU2mn8JrYhyZR7OB/ikg Date: Mon, 24 Mar 2025 09:10:04 +0000 Message-ID: References: <20250324082450.2566294-1-mpillai@cadence.com> In-Reply-To: <20250324082450.2566294-1-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy1jMmM4ZjMyYS0wODhmLTExZjAtYTM2Yy1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcYzJjOGYzMmMtMDg4Zi0xMWYwLWEzNmMtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSI0ODI2NiIgdD0iMTMzODcyODA5OTk5ODIwMzgyIiBoPSI3aVZxck0rbGRBZFlha0dPY2RVVDlNdjdiMGs9IiBpZD0iIiBibD0iMCIgYm89IjEiIGNpPSJjQUFBQUVSSFUxUlNSVUZOQ2dVQUFKQUhBQUJlWmgrRm5KemJBVmkweXhBdEpKZWRXTFRMRUMwa2w1MEpBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBSEFBQUFDT0JRQUEvZ1VBQUpJQkFBQUFBQUFBQUFBQUFBRUFBUUFCQUFBQXg5YU81UUFBQUFBQUFBQUFBQUFBQUo0QUFBQmpBR1FBYmdCZkFIWUFhQUJrQUd3QVh3QnJBR1VBZVFCM0FHOEFjZ0JrQUhNQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUdNQWJ3QnVBSFFBWlFCdUFIUUFYd0J0QUdFQWRBQmpBR2dBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQTNBQUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUdFQWN3QnRBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSjRBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZd0J3QUhBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFITUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR1lBYndCeUFIUUFjZ0JoQUc0QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWFnQmhBSFlBWVFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0J3QUhrQWRBQm9BRzhBYmdBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFISUFkUUJpQUhrQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUpJQkFBQUFBQUFBQ0FBQUFBQUFBQUFJQUFBQUFBQUFBQWdBQUFBQUFBQUFjZ0VBQUFrQUFBQXNBQUFBQUFBQUFHTUFaQUJ1QUY4QWRnQm9BR1FBYkFCZkFHc0FaUUI1QUhjQWJ3QnlBR1FBY3dBQUFDUUFBQURjQUFBQVl3QnZBRzRBZEFCbEFHNEFkQUJmQUcwQVlRQjBBR01BYUFBQUFDWUFBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR0VBY3dCdEFBQUFKZ0FBQUFBQUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBWXdCd0FIQUFBQUFrQUFBQUFBQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCakFITUFBQUF1QUFBQUFBQUFBSE1BYndCMUFISUFZd0JsQUdNQWJ3QmtBR1VBWHdCbUFHOEFjZ0IwQUhJQVlRQnVBQUFBS0FBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWFnQmhBSFlBWVFBQUFDd0FBQUFBQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBSEFBZVFCMEFHZ0Fid0J1QUFBQUtBQUFBQUFBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFjZ0IxQUdJQWVRQUFBQT09Ii8+PC9tZXRhPg== x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|CH7PR07MB11228:EE_ x-ms-office365-filtering-correlation-id: 8e950964-6b87-45dc-4443-08dd6ab3aa17 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: vw6SvJBgIUkSaZuYv9k0kZKVPxbZ8sI0+DVI1Zl06NS+cdF9SR2t+qUXcBgepd4A9LFzIj/qV7h9ft6IvRjrWFROrHOHfrSSMPhIZ9ek40sXcsbW55X9g8cUrGl/8GUgOlBV8XbcbgAWh/BF7VN3A1lc9HyX09tNJ3i48BDpUPvYQOWvVJGbglradadpggk0kcXKJF5ZqRZ2V8NFKT9AeV8xb2dY+04Rou87H/Z3CLeToQUoM5dp9TqlBU2AW3yXWCx/gLAH4Qy8664zNdJOVrP8boH2TkJwBwsRTblfKG7rwyXOelndF2h7YcnAK2Tom/e2bQgfoN9pl6nCSonyEHxp2RFFctLhpsDC9Oa0DxCxjNfsbbYPuJXRxPjzDkrBpjsBUQ8T/QuCZN0hYaPIKd4L8MzzIspmdYuzw8LJ1ZwZaIw1nv3Drptva7Fh6teBBYg21RCk2jCL/bauDv5+/eV57mZKMaNhpgt4Qf8pdWFJeYalCFnRa4F1LEpvqmTnEcNZ1LcuaHPMOhFlSXyIEIXgYIGYWMdGDpbGbfVMV8lZZJ+l87Hx4CGQS/gmFpylomjU61uEXoUdJpyOTXHcmObxXaSwKFt2oWt5FTofLvBXtr3vNiNolETp1NKmoHJk/QTBaYemDOJQiQt2JSmf2YnIjtYoPCk+P6rZLcYWguDjAnBjYJBvhvqUfH0XlHwfB0HWsagr6XUvLAP6Vnc7emiaaAcuYAcFC6jAstXjESk/6tB5hV24DRJQxZxfgI0V4f4DD+rwlZtqq1u+/5JnKQW8k9SMAl7OPYOzA1d8wwQwW+lsFaxNgknPH8Off1cuHf8JENwYHZa0mOdie3dPSgt9eQrEWJvleVLe2Pzz0/xBURPzopIH6PQ/CtHmPblGixtEaeUjYkQCaYMKkUCUiUuEgDIc+tW9HzZeVUP55mTGiugw77C0oV5/CAQFahA4RFqcEne31DJmosG+bkTWQu873XMBBw3KgL25eeerWHiMzafSpnUQ5ZTJ4wF0o6LGp9eZlSag0N+VVcg337ttuPTI95kzCZV4v6rFxZ3IQ6+EINUJAS20TumAnGfHXETajer94U6HTjD2572fJBxfxPZqMFdnpcBDZQ3rbboLoyPemxVtCN3yo8+eiqlsK4PAYR5VLvgVX+B52gP7DlK2ND5N/oj7iKJ6clB+FIrbJm/vhOP9SybmXhJQQ4qbKdxKwhrGRsdZd5gytU2+0Rd+lJKu7KD6/rYFZkbCodR8PN91jLoTcc1ZzCZP/0vs1tAuy7W/X+BRSIQhr9opUwP2p9PjJLRNVSXjRDj5LOWpLQY4lr/8Rk98EFdWJN5gexMgEYULXT4KLRbMmHENaq9aIvFSkzMTucxUx3nf2JbgC7838B+ZWlzFixX13G5jKdWDF+juRufIgvwQCjKT21CBjh3Uo8Ow9Co1QVvS4XVm8dsknJAckgWUVYKGptuIeow6 x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: rBxRTtQmh+TIBJzpVpJaqZfL0Z3HQlYLSZX8Y4c1kELFNyT1H02+dBxk5yDnHNS0sf13b4UYqQ9XKVHUvj0tkai/lquVEvuddQJHz9GPNssPccJIesPGwMjeTk8bfjLyy4AEceQSvkx3g/7a6of56olJl0ackJimY2m71x6MdO6AL84WJfTpoG1S6zjD/ZY4TQA9MNlHN3m67IHulO2SfoXBf2LDylMX4QGoFLZa905dcvB2IM5IqV1MJqQ4aFriMyhFo5yMjatd1a7i1D8qdpXBWKSM46TfmFHbM2ODfZBC4qn09GrVQGqdGwpyk732JLc2LutmCfiv/8KX93CczZMFsK5vGKhclwbCUU5H4eE8L79FfvosyZ/LnFbSqf5HAELjQPJA5y8lek3uZ9zpJ+q9PJJ1AG0tJiIxMajfeM/eL43a9+z6TttU6UCbBwfzvL3gZqGxuiNqx5Vpjz23DJVg4WmV5FyDaUKfRUkRAWklnFKh/H1wKQPp9cUHgbqlop5YEhL7E4GDmYEzHll+qL74YVF2ZGI11NLOkbPqqSFSGMpBvHks8MWDdJohe7asln1E2d1DQXQKs6ZQuYnFB34Zk81Xn6yis1qqHKZJFtAN4/pkmmYvSNjasKEPmMPzMSfVmu5FADCHUnkPH3W+uOkfp4rapdrIRdUHcbUg71/NQsiQwnOANjTUvbVDKqk6njD+rzYSR8Ol/CGDResF84DoPmptliP1fsWqCCqsM39NU1aMjVeAxdGPd4cG0SU8zeJprOnEvB2y8jGqo1GAh/cq99RY8Jj7uIdnanBzfsxhrq0qc18N9LorO8Q2F4A+WWpy8EeLXiYiJsA2K6y05tggmhKVraLvltmjiA4NbXtZ5815//aaHEDjhxEFTVPKHPpxNoTPlFAFCYoY1GlCtx+MVD1ILSTVRwUzXPLtk9iJLgoFGB5jO8rKhqA8tj7cRF7lexc4H29qZZjyQUDR7oh9/CuseBwy2cBwN1Of1LUdYjE/eDqZrvXl39POF2Sw3knYsmOJr3S/vpafqPGeVHnaot+vily3hYAVZWxUAz6uAl2WitecEkbtDmU8YLXBWjVv+DPqC4GpbMAjZ0VqJwxvZCWcwW2QLOs7dHNb/rdSAgqcig9oENRzl+hIddZcoeLSkixJFGEowJ6EwGxq/LEItjQN6yAPqd1FOIv5OS9TeGM3fseww8ZjAmtly08A7eWEQD/ZpR4ZxVVc4+zAxWTUrk7QWANaBiywmSSyYTouspLSHA2JNGJZr+L9inmE3QN7IzIjYXXvB/trSIXjf1CSSUDUOFTJvfMOQl31qnqBwmg/W4XAGU85xX4Dm+/5sAdZ/T1yiCrcWMAFl14uA9SZtN3c0bcDR2moGcUii5+zvccvy7GDY3tg5P3pe+UZqmy5WzNw7mgeTZJKJvaQk0xi9A5WUTNkSsPSN+BAJYduqQee2dW4pGAB4WcL/Rj4SrnbxGeUfcqyaSmSgZGuTtn3liABu2yrro7DkeWCCOj0RZugOC4oKqnSQipELbJdoenoTDqd6Maab+hPZJJcN7GSn/o2kfKd+OqgaUG2fgNk48rtF753Heu2BYIXRSIv Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8e950964-6b87-45dc-4443-08dd6ab3aa17 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2025 09:10:04.1488 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: HpilSstmngmPU5r026L2qJCRZcVk3AkzNc06mIuTaUKUjUX6RWbLba3USkKNU1rcAhwFMzEgYZWK9gH9mbbpPI/Yglrg1GyEJQD6rEG6Jhg= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH7PR07MB11228 X-Proofpoint-GUID: ZsWEooV3xADgx7zQXdE04ClVXkLoU5Ck X-Proofpoint-ORIG-GUID: ZsWEooV3xADgx7zQXdE04ClVXkLoU5Ck X-Authority-Analysis: v=2.4 cv=M+RNKzws c=1 sm=1 tr=0 ts=67e1216e cx=c_pps a=kylQlKNaLH8A8Uw3zR316Q==:117 a=lCpzRmAYbLLaTzLvsPZ7Mbvzbb8=:19 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=H5OGdu5hBBwA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=-9qQUsueos1K6KzwvpYA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-24_04,2025-03-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 mlxscore=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1011 suspectscore=0 phishscore=0 bulkscore=0 mlxlogscore=999 adultscore=0 priorityscore=1501 spamscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503240066 Add support for the second generation PCIe controller by adding the required callback functions. Update the common functions for endpoint and Root port modes. The relevant callback functions for the probed generation of PCIe controller is invoked through the callback functions registered Signed-off-by: Manikandan K Pillai --- .../pci/controller/cadence/pcie-cadence-ep.c | 30 +-- .../controller/cadence/pcie-cadence-host.c | 245 ++++++++++++++++-- .../controller/cadence/pcie-cadence-plat.c | 25 ++ drivers/pci/controller/cadence/pcie-cadence.c | 195 +++++++++++++- 4 files changed, 462 insertions(+), 33 deletions(-) diff --git a/drivers/pci/controller/cadence/pcie-cadence-ep.c b/drivers/pci/controller/cadence/pcie-cadence-ep.c index ec2cd2d63105..fa788cd0ed22 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-ep.c +++ b/drivers/pci/controller/cadence/pcie-cadence-ep.c @@ -195,7 +195,7 @@ static int cdns_pcie_ep_map_addr(struct pci_epc *epc, u8 fn, u8 vfn, } fn = cdns_pcie_get_fn_from_vfn(pcie, fn, vfn); - cdns_pcie_set_outbound_region(pcie, 0, fn, r, false, addr, pci_addr, size); + pcie->ops->pcie_set_outbound_region(pcie, 0, fn, r, false, addr, pci_addr, size); set_bit(r, &ep->ob_region_map); ep->ob_addr[r] = addr; @@ -217,7 +217,7 @@ static void cdns_pcie_ep_unmap_addr(struct pci_epc *epc, u8 fn, u8 vfn, if (r == ep->max_regions - 1) return; - cdns_pcie_reset_outbound_region(pcie, r); + pcie->ops->pcie_reset_outbound_region(pcie, r); ep->ob_addr[r] = 0; clear_bit(r, &ep->ob_region_map); @@ -332,8 +332,8 @@ static void cdns_pcie_ep_assert_intx(struct cdns_pcie_ep *ep, u8 fn, u8 intx, if (unlikely(ep->irq_pci_addr != CDNS_PCIE_EP_IRQ_PCI_ADDR_LEGACY || ep->irq_pci_fn != fn)) { /* First region was reserved for IRQ writes. */ - cdns_pcie_set_outbound_region_for_normal_msg(pcie, 0, fn, 0, - ep->irq_phys_addr); + pcie->ops->pcie_set_outbound_region_for_normal_msg(pcie, 0, fn, 0, + ep->irq_phys_addr); ep->irq_pci_addr = CDNS_PCIE_EP_IRQ_PCI_ADDR_LEGACY; ep->irq_pci_fn = fn; } @@ -415,11 +415,11 @@ static int cdns_pcie_ep_send_msi_irq(struct cdns_pcie_ep *ep, u8 fn, u8 vfn, if (unlikely(ep->irq_pci_addr != (pci_addr & ~pci_addr_mask) || ep->irq_pci_fn != fn)) { /* First region was reserved for IRQ writes. */ - cdns_pcie_set_outbound_region(pcie, 0, fn, 0, - false, - ep->irq_phys_addr, - pci_addr & ~pci_addr_mask, - pci_addr_mask + 1); + pcie->ops->pcie_set_outbound_region(pcie, 0, fn, 0, + false, + ep->irq_phys_addr, + pci_addr & ~pci_addr_mask, + pci_addr_mask + 1); ep->irq_pci_addr = (pci_addr & ~pci_addr_mask); ep->irq_pci_fn = fn; } @@ -518,11 +518,11 @@ static int cdns_pcie_ep_send_msix_irq(struct cdns_pcie_ep *ep, u8 fn, u8 vfn, if (ep->irq_pci_addr != (msg_addr & ~pci_addr_mask) || ep->irq_pci_fn != fn) { /* First region was reserved for IRQ writes. */ - cdns_pcie_set_outbound_region(pcie, 0, fn, 0, - false, - ep->irq_phys_addr, - msg_addr & ~pci_addr_mask, - pci_addr_mask + 1); + pcie->ops->pcie_set_outbound_region(pcie, 0, fn, 0, + false, + ep->irq_phys_addr, + msg_addr & ~pci_addr_mask, + pci_addr_mask + 1); ep->irq_pci_addr = (msg_addr & ~pci_addr_mask); ep->irq_pci_fn = fn; } @@ -872,7 +872,7 @@ int cdns_pcie_ep_setup(struct cdns_pcie_ep *ep) set_bit(0, &ep->ob_region_map); if (ep->quirk_detect_quiet_flag) - cdns_pcie_detect_quiet_min_delay_set(&ep->pcie); + pcie->ops->pcie_detect_quiet_min_delay_set(&ep->pcie); spin_lock_init(&ep->lock); diff --git a/drivers/pci/controller/cadence/pcie-cadence-host.c b/drivers/pci/controller/cadence/pcie-cadence-host.c index 1e2df49e40c6..c682bf03f75a 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-host.c +++ b/drivers/pci/controller/cadence/pcie-cadence-host.c @@ -73,12 +73,76 @@ void __iomem *cdns_pci_map_bus(struct pci_bus *bus, unsigned int devfn, return rc->cfg_base + (where & 0xfff); } +void __iomem *cdns_pci_hpa_map_bus(struct pci_bus *bus, unsigned int devfn, + int where) +{ + struct pci_host_bridge *bridge = pci_find_host_bridge(bus); + struct cdns_pcie_rc *rc = pci_host_bridge_priv(bridge); + struct cdns_pcie *pcie = &rc->pcie; + unsigned int busn = bus->number; + u32 addr0, desc0, desc1, ctrl0; + + if (pci_is_root_bus(bus)) { + /* + * Only the root port (devfn == 0) is connected to this bus. + * All other PCI devices are behind some bridge hence on another + * bus. + */ + if (devfn) + return NULL; + + return pcie->reg_base + (where & 0xfff); + } + + /* + * Clear AXI link-down status + */ + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_LINKDOWN, + cdns_pcie_readl(pcie, CDNS_PCIE_HPA_AT_LINKDOWN) & GENMASK(0, 0)); + + desc1 = 0; + ctrl0 = 0; + /* + * Update Output registers for AXI region 0. + */ + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS(12) | + CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_DEVFN(devfn) | + CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_BUS(busn); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(0), addr0); + + desc1 = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(0)); + desc1 &= ~CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN_MASK; + desc1 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(0); + ctrl0 = CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS | + CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN; + /* + * The bus number was already set once for all in desc1 by + * cdns_pcie_host_init_address_translation(). + */ + if (busn == bridge->busnr + 1) + desc0 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_CONF_TYPE0; + else + desc0 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_CONF_TYPE1; + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(0), desc0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(0), desc1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(0), ctrl0); + + return rc->cfg_base + (where & 0xfff); +} + static struct pci_ops cdns_pcie_host_ops = { .map_bus = cdns_pci_map_bus, .read = pci_generic_config_read, .write = pci_generic_config_write, }; +static struct pci_ops cdns_pcie_hpa_host_ops = { + .map_bus = cdns_pci_hpa_map_bus, + .read = pci_generic_config_read, + .write = pci_generic_config_write, +}; + static int cdns_pcie_host_training_complete(struct cdns_pcie *pcie) { u32 pcie_cap_off = CDNS_PCIE_RP_CAP_OFFSET; @@ -340,8 +404,8 @@ static int cdns_pcie_host_bar_config(struct cdns_pcie_rc *rc, */ bar = cdns_pcie_host_find_min_bar(rc, size); if (bar != RP_BAR_UNDEFINED) { - ret = cdns_pcie_host_bar_ib_config(rc, bar, cpu_addr, - size, flags); + ret = pcie->ops->pcie_host_bar_ib_config(rc, bar, cpu_addr, + size, flags); if (ret) dev_err(dev, "IB BAR: %d config failed\n", bar); return ret; @@ -366,8 +430,8 @@ static int cdns_pcie_host_bar_config(struct cdns_pcie_rc *rc, } winsize = bar_max_size[bar]; - ret = cdns_pcie_host_bar_ib_config(rc, bar, cpu_addr, winsize, - flags); + ret = pcie->ops->pcie_host_bar_ib_config(rc, bar, cpu_addr, winsize, + flags); if (ret) { dev_err(dev, "IB BAR: %d config failed\n", bar); return ret; @@ -408,8 +472,8 @@ static int cdns_pcie_host_map_dma_ranges(struct cdns_pcie_rc *rc) if (list_empty(&bridge->dma_ranges)) { of_property_read_u32(np, "cdns,no-bar-match-nbits", &no_bar_nbits); - err = cdns_pcie_host_bar_ib_config(rc, RP_NO_BAR, 0x0, - (u64)1 << no_bar_nbits, 0); + err = pcie->ops->pcie_host_bar_ib_config(rc, RP_NO_BAR, 0x0, + (u64)1 << no_bar_nbits, 0); if (err) dev_err(dev, "IB BAR: %d config failed\n", RP_NO_BAR); return err; @@ -467,17 +531,160 @@ int cdns_pcie_host_init_address_translation(struct cdns_pcie_rc *rc) u64 pci_addr = res->start - entry->offset; if (resource_type(res) == IORESOURCE_IO) - cdns_pcie_set_outbound_region(pcie, busnr, 0, r, + pcie->ops->pcie_set_outbound_region(pcie, busnr, 0, r, + true, + pci_pio_to_address(res->start), + pci_addr, + resource_size(res)); + else + pcie->ops->pcie_set_outbound_region(pcie, busnr, 0, r, + false, + res->start, + pci_addr, + resource_size(res)); + + r++; + } + + return cdns_pcie_host_map_dma_ranges(rc); +} + +int cdns_pcie_hpa_host_init_root_port(struct cdns_pcie_rc *rc) +{ + struct cdns_pcie *pcie = &rc->pcie; + u32 value, ctrl; + u32 id; + + /* + * Set the root complex BAR configuration register: + * - disable both BAR0 and BAR1. + * - enable Prefetchable Memory Base and Limit registers in type 1 + * config space (64 bits). + * - enable IO Base and Limit registers in type 1 config + * space (32 bits). + */ + + ctrl = CDNS_PCIE_HPA_LM_BAR_CFG_CTRL_DISABLED; + value = CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR0_CTRL(ctrl) | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_BAR1_CTRL(ctrl) | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_PREFETCH_MEM_ENABLE | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_PREFETCH_MEM_64BITS | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_IO_ENABLE | + CDNS_PCIE_HPA_LM_RC_BAR_CFG_IO_32BITS; + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_LM_RC_BAR_CFG, value); + + /* Set root port configuration space */ + if (rc->vendor_id != 0xffff) { + id = CDNS_PCIE_LM_ID_VENDOR(rc->vendor_id) | + CDNS_PCIE_LM_ID_SUBSYS(rc->vendor_id); + cdns_pcie_writel(pcie, CDNS_PCIE_LM_ID, id); + } + + if (rc->device_id != 0xffff) + cdns_pcie_rp_writew(pcie, PCI_DEVICE_ID, rc->device_id); + + cdns_pcie_rp_writeb(pcie, PCI_CLASS_REVISION, 0); + cdns_pcie_rp_writeb(pcie, PCI_CLASS_PROG, 0); + cdns_pcie_rp_writew(pcie, PCI_CLASS_DEVICE, PCI_CLASS_BRIDGE_PCI); + + return 0; +} + +int cdns_pcie_hpa_host_bar_ib_config(struct cdns_pcie_rc *rc, + enum cdns_pcie_rp_bar bar, + u64 cpu_addr, u64 size, + unsigned long flags) +{ + struct cdns_pcie *pcie = &rc->pcie; + u32 addr0, addr1, aperture, value; + + if (!rc->avail_ib_bar[bar]) + return -EBUSY; + + rc->avail_ib_bar[bar] = false; + + aperture = ilog2(size); + addr0 = CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0_NBITS(aperture) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR0(bar), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_IB_RP_BAR_ADDR1(bar), addr1); + + if (bar == RP_NO_BAR) + return 0; + + value = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_LM_RC_BAR_CFG); + value &= ~(HPA_LM_RC_BAR_CFG_CTRL_MEM_64BITS(bar) | + HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_64BITS(bar) | + HPA_LM_RC_BAR_CFG_CTRL_MEM_32BITS(bar) | + HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_32BITS(bar) | + HPA_LM_RC_BAR_CFG_APERTURE(bar, bar_aperture_mask[bar] + 2)); + if (size + cpu_addr >= SZ_4G) { + if (!(flags & IORESOURCE_PREFETCH)) + value |= HPA_LM_RC_BAR_CFG_CTRL_MEM_64BITS(bar); + value |= HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_64BITS(bar); + } else { + if (!(flags & IORESOURCE_PREFETCH)) + value |= HPA_LM_RC_BAR_CFG_CTRL_MEM_32BITS(bar); + value |= HPA_LM_RC_BAR_CFG_CTRL_PREF_MEM_32BITS(bar); + } + + value |= HPA_LM_RC_BAR_CFG_APERTURE(bar, aperture); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_LM_RC_BAR_CFG, value); + + return 0; +} + +int cdns_pcie_hpa_host_init_address_translation(struct cdns_pcie_rc *rc) +{ + struct cdns_pcie *pcie = &rc->pcie; + struct pci_host_bridge *bridge = pci_host_bridge_from_priv(rc); + struct resource *cfg_res = rc->cfg_res; + struct resource_entry *entry; + u64 cpu_addr = cfg_res->start; + u32 addr0, addr1, desc1; + int r, busnr = 0; + + entry = resource_list_first_type(&bridge->windows, IORESOURCE_BUS); + if (entry) + busnr = entry->res->start; + + /* + * Reserve region 0 for PCI configure space accesses: + * OB_REGION_PCI_ADDR0 and OB_REGION_DESC0 are updated dynamically by + * cdns_pci_map_bus(), other region registers are set here once for all. + */ + addr1 = 0; + desc1 = CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(busnr); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(0), addr1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(0), desc1); + + if (pcie->ops->cpu_addr_fixup) + cpu_addr = pcie->ops->cpu_addr_fixup(pcie, cpu_addr); + + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(12) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(0), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(0), addr1); + + r = 1; + resource_list_for_each_entry(entry, &bridge->windows) { + struct resource *res = entry->res; + u64 pci_addr = res->start - entry->offset; + + if (resource_type(res) == IORESOURCE_IO) + pcie->ops->pcie_set_outbound_region(pcie, busnr, 0, r, true, pci_pio_to_address(res->start), pci_addr, resource_size(res)); else - cdns_pcie_set_outbound_region(pcie, busnr, 0, r, - false, - res->start, - pci_addr, - resource_size(res)); + pcie->ops->pcie_set_outbound_region(pcie, busnr, 0, r, + false, + res->start, + pci_addr, + resource_size(res)); r++; } @@ -489,11 +696,11 @@ int cdns_pcie_host_init(struct cdns_pcie_rc *rc) { int err; - err = cdns_pcie_host_init_root_port(rc); + err = rc->pcie.ops->pcie_host_init_root_port(rc); if (err) return err; - return cdns_pcie_host_init_address_translation(rc); + return rc->pcie.ops->pcie_host_init_address_translation(rc); } int cdns_pcie_host_link_setup(struct cdns_pcie_rc *rc) @@ -503,7 +710,7 @@ int cdns_pcie_host_link_setup(struct cdns_pcie_rc *rc) int ret; if (rc->quirk_detect_quiet_flag) - cdns_pcie_detect_quiet_min_delay_set(&rc->pcie); + pcie->ops->pcie_detect_quiet_min_delay_set(&rc->pcie); cdns_pcie_host_enable_ptm_response(pcie); @@ -567,8 +774,12 @@ int cdns_pcie_host_setup(struct cdns_pcie_rc *rc) if (ret) return ret; - if (!bridge->ops) - bridge->ops = &cdns_pcie_host_ops; + if (!bridge->ops) { + if (pcie->is_hpa) + bridge->ops = &cdns_pcie_hpa_host_ops; + else + bridge->ops = &cdns_pcie_host_ops; + } ret = pci_host_probe(bridge); if (ret < 0) diff --git a/drivers/pci/controller/cadence/pcie-cadence-plat.c b/drivers/pci/controller/cadence/pcie-cadence-plat.c index 98ffd184be93..e5c0fcafb2ea 100644 --- a/drivers/pci/controller/cadence/pcie-cadence-plat.c +++ b/drivers/pci/controller/cadence/pcie-cadence-plat.c @@ -34,7 +34,31 @@ static u64 cdns_plat_cpu_addr_fixup(struct cdns_pcie *pcie, u64 cpu_addr) } static const struct cdns_pcie_ops cdns_plat_ops = { + .link_up = cdns_pcie_linkup, .cpu_addr_fixup = cdns_plat_cpu_addr_fixup, + .pcie_host_init_root_port = cdns_pcie_host_init_root_port, + .pcie_host_bar_ib_config = cdns_pcie_host_bar_ib_config, + .pcie_host_init_address_translation = cdns_pcie_host_init_address_translation, + .pcie_detect_quiet_min_delay_set = cdns_pcie_detect_quiet_min_delay_set, + .pcie_set_outbound_region = cdns_pcie_set_outbound_region, + .pcie_set_outbound_region_for_normal_msg = + cdns_pcie_set_outbound_region_for_normal_msg, + .pcie_reset_outbound_region = cdns_pcie_reset_outbound_region, +}; + +static const struct cdns_pcie_ops cdns_hpa_plat_ops = { + .start_link = cdns_pcie_hpa_startlink, + .stop_link = cdns_pcie_hpa_stop_link, + .link_up = cdns_pcie_hpa_linkup, + .cpu_addr_fixup = cdns_plat_cpu_addr_fixup, + .pcie_host_init_root_port = cdns_pcie_hpa_host_init_root_port, + .pcie_host_bar_ib_config = cdns_pcie_hpa_host_bar_ib_config, + .pcie_host_init_address_translation = cdns_pcie_hpa_host_init_address_translation, + .pcie_detect_quiet_min_delay_set = cdns_pcie_hpa_detect_quiet_min_delay_set, + .pcie_set_outbound_region = cdns_pcie_hpa_set_outbound_region, + .pcie_set_outbound_region_for_normal_msg = + cdns_pcie_hpa_set_outbound_region_for_normal_msg, + .pcie_reset_outbound_region = cdns_pcie_hpa_reset_outbound_region, }; static int cdns_plat_pcie_probe(struct platform_device *pdev) @@ -104,6 +128,7 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev) ep->pcie.dev = dev; ep->pcie.ops = &cdns_plat_ops; + ep->pcie.is_hpa = is_hpa; cdns_plat_pcie->pcie = &ep->pcie; ret = cdns_pcie_init_phy(dev, cdns_plat_pcie->pcie); diff --git a/drivers/pci/controller/cadence/pcie-cadence.c b/drivers/pci/controller/cadence/pcie-cadence.c index 204e045aed8c..983b9f1819cc 100644 --- a/drivers/pci/controller/cadence/pcie-cadence.c +++ b/drivers/pci/controller/cadence/pcie-cadence.c @@ -5,9 +5,49 @@ #include #include - #include "pcie-cadence.h" +bool cdns_pcie_linkup(struct cdns_pcie *pcie) +{ + u32 pl_reg_val; + + pl_reg_val = cdns_pcie_readl(pcie, CDNS_PCIE_LM_BASE); + if (pl_reg_val & GENMASK(0, 0)) + return true; + else + return false; +} + +bool cdns_pcie_hpa_linkup(struct cdns_pcie *pcie) +{ + u32 pl_reg_val; + + pl_reg_val = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_PHY_DBG_STS_REG0); + if (pl_reg_val & GENMASK(0, 0)) + return true; + else + return false; +} + +int cdns_pcie_hpa_startlink(struct cdns_pcie *pcie) +{ + u32 pl_reg_val; + + pl_reg_val = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0); + pl_reg_val |= CDNS_PCIE_HPA_LINK_TRNG_EN_MASK; + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0, pl_reg_val); + return 1; +} + +void cdns_pcie_hpa_stop_link(struct cdns_pcie *pcie) +{ + u32 pl_reg_val; + + pl_reg_val = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0); + pl_reg_val &= ~CDNS_PCIE_HPA_LINK_TRNG_EN_MASK; + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0, pl_reg_val); +} + void cdns_pcie_detect_quiet_min_delay_set(struct cdns_pcie *pcie) { u32 delay = 0x3; @@ -147,6 +187,159 @@ void cdns_pcie_reset_outbound_region(struct cdns_pcie *pcie, u32 r) cdns_pcie_writel(pcie, CDNS_PCIE_AT_OB_REGION_CPU_ADDR1(r), 0); } +void cdns_pcie_hpa_detect_quiet_min_delay_set(struct cdns_pcie *pcie) +{ + u32 delay = 0x3; + u32 ltssm_control_cap; + + /* + * Set the LTSSM Detect Quiet state min. delay to 2ms. + */ + ltssm_control_cap = cdns_pcie_readl(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0); + ltssm_control_cap = ((ltssm_control_cap & + ~CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY_MASK) | + CDNS_PCIE_HPA_DETECT_QUIET_MIN_DELAY(delay)); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_PHY_LAYER_CFG0, ltssm_control_cap); +} + +void cdns_pcie_hpa_set_outbound_region(struct cdns_pcie *pcie, u8 busnr, u8 fn, + u32 r, bool is_io, + u64 cpu_addr, u64 pci_addr, size_t size) +{ + /* + * roundup_pow_of_two() returns an unsigned long, which is not suited + * for 64bit values. + */ + u64 sz = 1ULL << fls64(size - 1); + int nbits = ilog2(sz); + u32 addr0, addr1, desc0, desc1, ctrl0; + + if (nbits < 8) + nbits = 8; + + /* + * Set the PCI address + */ + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0_NBITS(nbits) | + (lower_32_bits(pci_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(pci_addr); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r), addr1); + + /* + * Set the PCIe header descriptor + */ + if (is_io) + desc0 = CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_IO; + else + desc0 = CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_MEM; + desc1 = 0; + + /* + * Whatever Bit [26] is set or not inside DESC0 register of the outbound + * PCIe descriptor, the PCI function number must be set into + * Bits [31:24] of DESC1 anyway. + * + * In Root Complex mode, the function number is always 0 but in Endpoint + * mode, the PCIe controller may support more than one function. This + * function number needs to be set properly into the outbound PCIe + * descriptor. + * + * Besides, setting Bit [26] is mandatory when in Root Complex mode: + * then the driver must provide the bus, resp. device, number in + * Bits [31:24] of DESC1, resp. Bits[23:16] of DESC0. Like the function + * number, the device number is always 0 in Root Complex mode. + * + * However when in Endpoint mode, we can clear Bit [26] of DESC0, hence + * the PCIe controller will use the captured values for the bus and + * device numbers. + */ + if (pcie->is_rc) { + /* The device and function numbers are always 0. */ + desc1 = CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(busnr) | + CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(0); + ctrl0 = CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS | + CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN; + } else { + /* + * Use captured values for bus and device numbers but still + * need to set the function number. + */ + desc1 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(fn); + } + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r), desc0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r), desc1); + + /* + * Set the CPU address + */ + if (pcie->ops->cpu_addr_fixup) + cpu_addr = pcie->ops->cpu_addr_fixup(pcie, cpu_addr); + + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(nbits) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r), addr1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(r), ctrl0); +} + +void cdns_pcie_hpa_set_outbound_region_for_normal_msg(struct cdns_pcie *pcie, + u8 busnr, u8 fn, + u32 r, u64 cpu_addr) +{ + u32 addr0, addr1, desc0, desc1, ctrl0; + + desc0 = CDNS_PCIE_HPA_AT_OB_REGION_DESC0_TYPE_NORMAL_MSG; + desc1 = 0; + + /* + * See cdns_pcie_set_outbound_region() comments above. + */ + if (pcie->is_rc) { + desc1 = CDNS_PCIE_HPA_AT_OB_REGION_DESC1_BUS(busnr) | + CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(0); + ctrl0 = CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_BUS | + CDNS_PCIE_HPA_AT_OB_REGION_CTRL0_SUPPLY_DEV_FN; + } else { + desc1 |= CDNS_PCIE_HPA_AT_OB_REGION_DESC1_DEVFN(fn); + } + + /* + * Set the CPU address + */ + if (pcie->ops->cpu_addr_fixup) + cpu_addr = pcie->ops->cpu_addr_fixup(pcie, cpu_addr); + + addr0 = CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0_NBITS(17) | + (lower_32_bits(cpu_addr) & GENMASK(31, 8)); + addr1 = upper_32_bits(cpu_addr); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r), desc0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r), desc1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r), addr0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r), addr1); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CTRL0(r), ctrl0); +} + +void cdns_pcie_hpa_reset_outbound_region(struct cdns_pcie *pcie, u32 r) +{ + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_PCI_ADDR1(r), 0); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_DESC1(r), 0); + + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR0(r), 0); + cdns_pcie_writel(pcie, CDNS_PCIE_HPA_AT_OB_REGION_CPU_ADDR1(r), 0); +} + void cdns_pcie_disable_phy(struct cdns_pcie *pcie) { int i = pcie->phy_count; From patchwork Mon Mar 24 09:12:19 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikandan Karunakaran Pillai X-Patchwork-Id: 14026952 X-Patchwork-Delegate: kw@linux.com Received: from mx0a-0014ca01.pphosted.com (mx0a-0014ca01.pphosted.com [208.84.65.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4FB4F14EC46; Mon, 24 Mar 2025 09:12:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=208.84.65.235 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807548; cv=fail; b=pvQ8rdseJ8atJCfFsvoHb6dl4MSdEmO6gFf0GW6NfBKthniH/ci/fZPWKV3b3c7Hy6zlwrPi54qlwfVhzBCgvViiRk3UuzekshDeIqi8LCo7hAkMqXo82Mpe3tskaNMMtwu4RrPLj2djs5ZebexONBPRUKQn+F4GQB4VzsLu7qM= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742807548; c=relaxed/simple; bh=9yocXLkOMtExPwYkJku2iqD6tkb4UwgoqSEtwAvIvbs=; h=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=JrvexvCtiILyx8gFKeBfgC4IJ1AKJpgyUuk6GkgtXNCcnuhp9LD3ywz9duSHk+lgeTnA82LyF6c8ZdhVmr95Po87T2ktvtQiEBGvz476RsRRHWiapYcokIK+zympMN0RBfhyU1ZGlgiw1qvNz+H14F8Tt8BzyZZVyK2QgvhEXvk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com; spf=pass smtp.mailfrom=cadence.com; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b=PYJ9kwAw; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b=3JaQLEI5; arc=fail smtp.client-ip=208.84.65.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=cadence.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cadence.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=cadence.com header.i=@cadence.com header.b="PYJ9kwAw"; dkim=pass (1024-bit key) header.d=cadence.com header.i=@cadence.com header.b="3JaQLEI5" Received: from pps.filterd (m0042385.ppops.net [127.0.0.1]) by mx0a-0014ca01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52NIJgOK002595; Mon, 24 Mar 2025 02:12:21 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=proofpoint; bh=0WZazG3Xfek7l+64ofbe+tx7G72DGb7XlfbCqXckk7s=; b=PYJ9kwAwwY5H 2nj4X2K/3f2vqt77mGxz0l72upFXc0DqJ1gQne3ghlWg/YpJVOBL1wjfIOoNZ1jC wX7ztZCPYprGNo6RQotVWhPJLlfxkegKGtVF69YD6S3RQrWDidQTVwvhKQrB7GqU 8LSg6IHJZZHFWqMZbXGxzYpOK6Zi7+9bigwMmFAuGJih5pAv5ToGQybXaKg5hIUb 7hdkMDKgGmCuLOu+XwNHgdE/CN+7PetziPP0bND9Wv5r5v2o+UEQd2LdzI1uJNeI CXPuVT0g8jF1/ltLwx/6YrhildfncpBtJfHCX3XWBfakB6+jR7aaGA/tFO4BO0lW VLr3RKQUvg== Received: from cy7pr03cu001.outbound.protection.outlook.com (mail-westcentralusazlp17012037.outbound.protection.outlook.com [40.93.6.37]) by mx0a-0014ca01.pphosted.com (PPS) with ESMTPS id 45hsrw4x6d-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 24 Mar 2025 02:12:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=GDeWDJXiSaAbDOaSCfbFJcpbbaqK2wo9gJb959qi5kCu27orhcVswCL3E7vOdIr4pgznJ3ZmoHVDr0MeRY4LO4O9822DX07ggO9ZhWkC6BjoptjfOmcXPkNQrz2Nn+7OzihppLXUvSeeT5wVubN3Kc/bphEpAflGFAoqfHIaNSMB9Qp/3kGbXbzjt23Ti3MT8iMO5GiI38kzZCCNjcFkl+P7O/PNJsHURobWWEbaUk8E3F2TljLYby5yIAB9VY37eRRujRyocsoI7c1iNA+EjmgSyrKl8B6xV76anu7CMzrEIqnJyX/fY7i1m/mASpJ+2WTAuQP0WetSr6YGGzmJ5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0WZazG3Xfek7l+64ofbe+tx7G72DGb7XlfbCqXckk7s=; b=dnszwWLt77N90shVvaoWtowfBnc2OQpJPjKqkW0EMKT3yQo4gb+R/v9OFnxxinuFx1gVwTHTof7/saWWDrxVXioTNvx2iHGp9xA1Kue/v6jzyAKGNV889J1oZ0zQyArHbP7TWqs5ibD0bhplr/92jWxEPPFkuR0WprxkRG4j+QAN9YKhJ+Na8JPjJpUMUeqsZiHm/IXtuglB4P1HEFTrv7nMc/0DzP3s2EHdsE0XLciZ6bC4qNVqQLoPVmiqpkmV5I0CGhofkHGOYeeNdtH+ThLpQ/183Z3A+tOMvrCQq8WPTzZ7ICMAvT5t8zbyo7W2u+ojaZD2yTOBVEXFMJa6wA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=cadence.com; dmarc=pass action=none header.from=cadence.com; dkim=pass header.d=cadence.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0WZazG3Xfek7l+64ofbe+tx7G72DGb7XlfbCqXckk7s=; b=3JaQLEI5TNSnI7BYSJWJpNmqhu7tI43PIkJSsQ/joQzxtX5KoDeMrm+nGx8eDfPPVeZLnr8CzlSZiIueAXphvI37RKBdaPintjwnXLCY6/8QS7gTnLLiGY42SuIlkZBqdbji7l7EiJuppy+oGkc7JUizULq1rpwB3McgZT1eXPk= Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com (2603:10b6:61f:fc00::278) by CH7PR07MB11228.namprd07.prod.outlook.com (2603:10b6:610:252::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 09:12:19 +0000 Received: from CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0]) by CH2PPF4D26F8E1C.namprd07.prod.outlook.com ([fe80::9297:ebfa:5612:26f0%5]) with mapi id 15.20.8534.040; Mon, 24 Mar 2025 09:12:19 +0000 From: Manikandan Karunakaran Pillai To: "lpieralisi@kernel.org" , "manivannan.sadhasivam@linaro.org" , "bhelgaas@google.com" , "kw@linux.com" , "robh@kernel.org" , "devicetree@vger.kernel.org" CC: "manivannan.sadhasivam@linaro.org" , "linux-kernel@vger.kernel.org" , "linux-pci@vger.kernel.org" Subject: [PATCH 6/6] PCI: cadence: Update support for TI J721e boards Thread-Topic: [PATCH 6/6] PCI: cadence: Update support for TI J721e boards Thread-Index: AQHbnJZTOhJ6m6YFzEeA0hubAfDS9rOB/lyA Date: Mon, 24 Mar 2025 09:12:19 +0000 Message-ID: References: <20250324082504.2566351-1-mpillai@cadence.com> In-Reply-To: <20250324082504.2566351-1-mpillai@cadence.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: PG1ldGE+PGF0IGFpPSIwIiBubT0iYm9keS50eHQiIHA9ImM6XHVzZXJzXG1waWxsYWlcYXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRiYTI5ZTM1Ylxtc2dzXG1zZy0xNDY1Y2QyNS0wODkwLTExZjAtYTM2Yy1jNDQ3NGVkNmNlZTVcYW1lLXRlc3RcMTQ2NWNkMjctMDg5MC0xMWYwLWEzNmMtYzQ0NzRlZDZjZWU1Ym9keS50eHQiIHN6PSIyNzY2IiB0PSIxMzM4NzI4MTEzNjkxNjQyNzYiIGg9ImR2TFVwcjN5VHdhVTVlRXpWaitGT244MkU0QT0iIGlkPSIiIGJsPSIwIiBibz0iMSIgY2k9ImNBQUFBRVJIVTFSU1JVRk5DZ1VBQUpBSEFBRDA3YjNXbkp6YkFSU1JiNUR2RWxvM0ZKRnZrTzhTV2pjSkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFIQUFBQUNPQlFBQS9nVUFBSklCQUFBQUFBQUFBQUFBQUFFQUFRQUJBQUFBeDlhTzVRQUFBQUFBQUFBQUFBQUFBSjRBQUFCakFHUUFiZ0JmQUhZQWFBQmtBR3dBWHdCckFHVUFlUUIzQUc4QWNnQmtBSE1BQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBR01BYndCdUFIUUFaUUJ1QUhRQVh3QnRBR0VBZEFCakFHZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWN3QnZBSFVBY2dCakFHVUFZd0J2QUdRQVpRQmZBR0VBY3dCdEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QVl3QndBSEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-refone: QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JqQUhNQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHWUFid0J5QUhRQWNnQmhBRzRBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFBQUFBSUFBQUFBQUo0QUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBYWdCaEFIWUFZUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FBQUhNQWJ3QjFBSElBWXdCbEFHTUFid0JrQUdVQVh3QndBSGtBZEFCb0FHOEFiZ0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFjd0J2QUhVQWNnQmpBR1VBWXdCdkFHUUFaUUJmQUhJQWRRQmlBSGtBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB x-dg-reftwo: QUFBQUFBQUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSklCQUFBQUFBQUFDQUFBQUFBQUFBQUlBQUFBQUFBQUFBZ0FBQUFBQUFBQWNnRUFBQWtBQUFBc0FBQUFBQUFBQUdNQVpBQnVBRjhBZGdCb0FHUUFiQUJmQUdzQVpRQjVBSGNBYndCeUFHUUFjd0FBQUNRQUFBQUJBQUFBWXdCdkFHNEFkQUJsQUc0QWRBQmZBRzBBWVFCMEFHTUFhQUFBQUNZQUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFHRUFjd0J0QUFBQUpnQUFBQUFBQUFCekFHOEFkUUJ5QUdNQVpRQmpBRzhBWkFCbEFGOEFZd0J3QUhBQUFBQWtBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JqQUhNQUFBQXVBQUFBQUFBQUFITUFid0IxQUhJQVl3QmxBR01BYndCa0FHVUFYd0JtQUc4QWNnQjBBSElBWVFCdUFBQUFLQUFBQUFBQUFBQnpBRzhBZFFCeUFHTUFaUUJqQUc4QVpBQmxBRjhBYWdCaEFIWUFZUUFBQUN3QUFBQUFBQUFBY3dCdkFIVUFjZ0JqQUdVQVl3QnZBR1FBWlFCZkFIQUFlUUIwQUdnQWJ3QnVBQUFBS0FBQUFBQUFBQUJ6QUc4QWRRQnlBR01BWlFCakFHOEFaQUJsQUY4QWNnQjFBR0lBZVFBQUFBPT0iLz48L21ldGE+ x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: CH2PPF4D26F8E1C:EE_|CH7PR07MB11228:EE_ x-ms-office365-filtering-correlation-id: df2bfd8e-be01-48af-1d4e-08dd6ab3facf x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|376014|366016|1800799024|38070700018; x-microsoft-antispam-message-info: BQ9xFRG0L9neLOyu3mQTA740M3FF6i+uav3rnfAvdF4TpfFLTbl4gd2XBxhDKqUd/iUG0dDKxoTSHCKLjjq1HEt/b3p1K3zbEPYu/CiXtclpl32EiCygvSNTiIIAhaIDWPtk9ToZw4Lg8SH534jsD8HsxK7fEHxcbGOodU3RvuuBqkOj02X+PcrflQLbeLG15hxF6mheNeDLLhA4rIqBHMrv276CEmlbeXM/q/3JPoIfTnwzj+e92yrgHyfOGY5LgL4KPnTni9qDJ0e3AGKVas4Qf2AJa0JGgu4zDpKtWKKTEC8WTtq1aT7zLpen07h9a8Rxo027T8SBftSM1VR1TY6lkI9SgR4CSPM7yILJ32KKQK5p4L+SGkdwgL3QkLzqbBnnhdwi/3RaVyWjW8llrTPLfPSMcF8OwDQFEE5H1Q8Ieg3remHc6FXEDOeY46nK2GK27xh7waP4PiKXCMhrQRdgza9WOkGRBOTqkyWjsZLpQmyNVK3W4zZIcey9X8+RU+8luilJuvDDDw50bYkMHxGrqesMgQY59hBBQATyAzlYZnBVN+XJS98c0sLc07eNrgQ9qU+QMszMwYex3YB008xpK+trNLymikBMPw1OucgI+frSeTN2X81jAfkXCA6+G49MCiZYPbblftKjNNlWFZKvHb8dfxtgBulJl1u7a6s/W1ewwCjuCsz2duWZrwBZFAnfqU6iGEPuJat7HrsnKcoQHTuR4asYxIjhXMalKuYsxRP3nK0wDVaC6CoY+L74nw6V3+u+VZjwS2WnEuDcmI5Mamzf2jmJGG/1/v7u311vN1cE2M8KpN9DyIWYPQoeCIHKGKJamozt7h602eGF6S79FyW47wqi2itYkFQOMyDUOGPr/S7Tq83hIW5CZP6UKEEmFWzHuHdiMIyedMGfmR1o/jV+PzxWV1UXw1nlmC6XdG8iUJV+p8lf+yHpJLxi4DQ7N8AKs7oiTZL0xyyOFLbTMcuHFnreelagMnnncAp/VGtBR1IKXJpbAFqHm671MITW9vpF1ZMhQH9Qa7CRqB7+7HTHG0v4CDmo+uj6ZXb6IXU53cyXe073UoazF7oDtNLoTsnWaqPrAktKx6vlzj5DRDuzIX2JWCcXtgjnNoSv6e08uscm1r41SKuKpceep9tCTn6R6RhLYMg7XlvRCr38Hx7INb/Zatoc5eH2w8hDHZdpcTotsDinVzfgYDkFs1xEz36Ih7+TGi5RjosmujAWg3cru/RfNZdyD0O07JbJhz6wagcmpq9mWHoXINOkvc8IifE9tAgG/TUWCG/BweTonAdDkZLlHNNjDdX99Qb4I7jprb+zchgAFKWAWJZDzWXat6Bscmc3vw5b7ZRqiaU+uQ80iPMvRDpkvMKKORvbeDK7wq3F8fUNcFUfZVvQGe1xGprS7k/ICrdQ8YXl5y1+ojKPMPI4wb4xoRplmwiNyRk7hosiITLKYX5sCWQF x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CH2PPF4D26F8E1C.namprd07.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(38070700018);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: mztHOgPhH2nqTp5UtnoKIeCzoy5Jh+F619bD3hWibVGt2EjifAhY1i06KHUbZDNZB5WQpVrAm+4OJXa5SBXk0wgHAam0TvnPm/qk1JFTpPbdupx0sTMVrbbPSNtSEXFB4i3MiKa619DAH0Tby2Msx9FTwYoIrSUuxPVjZ/bk5r53tanZ5/g01xqOxke8PgsxkUvMIVEJ/H8xAe4rye4VZgdHziuKdFE22UzzIQ01nhK/q51+Ml/Bo4vvPQl8lfJYfZKrvzI3A+gwP/RB0PGBI0b3LoFmks+CfOuQT2qPVJBqZSTGX5IlmTJ/FJ41di35b3RpXQ0IaWKLT4VmMOXnak7UzydpHbwpyewETMb4DWDwVF7GHFhO1P5NKJb6+jAKNLkAdTfHVVn+Ukw9DKsmLVrC1RPgnlxz66FdPbmm+nWg+u9EbedvpkvYeeNhzTuhQpmwlCD/b6jbmS3c0yQqGw1R9Mp0HyGy6yCT/KPXaVy4Vb4IkVauTq9D+QCCba96kbRuqy+up1/GRjVfCIPj74asmsq6yAeebXBhTXr0/oLmPLjSjKCoE/cu+9MO9S13shE+knQIBTwvEuwsGTVjx+PZBTyCEXpooc53WmGlBtG9CdzNfDZIy7rKOhNt2smE3ObtgclzEAAysGWeq6WOV9dA3momArzwffKmJyspjcKIwpBh5VCGxmhpcsHSamAJQiq1fyhJB/lZPl/pQCUlqT3dvp5OyA84TNQ880aHqyOQmES57LpmHTcS6zH8ezZ61ZX+Pw4Zz2CGM4KcMK0LpxBU1OFSpnvlax2cQqRj6F3sn/GuCl4tYW8juk48bS5nVaXKw3wWNrA3Yn6BKNbNYujrPy42nXlQv6VVUxRnt1B1REASZgJVrSgbek/1uvtNbcFu/oGM12DwI0vgFv3/UxVOejeWTQP4oH/DsJNYcdp58OcrMhC+6BqmYBoQsPdNUFgv/eLkoe0oZTYxG8PI7oGnU342w0iwrynacSIDf2s/NA7qEuv2eoxJjfDm9V0hqmmvQyP+6ajkdtZkJnEuRmH9kcm56AQrgGYoKggXtEj2urC1xcC+cko47OpjoM1eC83xX1IKuvkIvVcm+9hb4iXIF3wSFVOyyvSzB2uOfYy20FxXrDDRjEexNEIGwPasdOfTrkajjZcASJQDGT3sqnPo60KGfqnj1ax/RwjorhwPahzEnVxTtpAL1UDSn1rLY2H5Bo6b+stVa7YD7A+FEGHsKyBQ2atMI115F/Pok/gpTf7oXq9fI4rq/0mKFkd/FLT2QcOlUuMXxdDCBrLmBYVRFFvyLCjcMSrm92z7eKKMnTtIv/i6kpLXFeqHv6wkyjFH53H6zvgthlf8Ybu7Q0Jck4/rERwOwfXOeeNZLn4RbGp+UfAvrJVUCf3qOlFJlj4smNK/Bz1lNAPoZVoKuhiYoBjWw1UGyuoENYKN0sPLPD1didb4spUve1SuG32A0cDx+1DijSdgMJPBEalP45iKXJTXBhYNz+9ScLnSvy85qNO1D+7NCjwn8YA5RTgzQdumV58obGjscnoKveyFoWW0t4NHAX1LANu3SM/VeRr5lL/U2cDFsk4Hq6kEcLDs Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: CH2PPF4D26F8E1C.namprd07.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: df2bfd8e-be01-48af-1d4e-08dd6ab3facf X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Mar 2025 09:12:19.5690 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: sKBcfcOfKz8I0JJMmk2tD7HozpuOX294a0myGemRFERk1y2HbnmtYwhmO/tg9UHOqnfT9sVdGaY4/Hd67Yq/hYvfxASpRHcUuwzy6kTavqU= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH7PR07MB11228 X-Authority-Analysis: v=2.4 cv=ZLbXmW7b c=1 sm=1 tr=0 ts=67e121f5 cx=c_pps a=dnQYvCYIB+Ymp8NUOuD+qQ==:117 a=lCpzRmAYbLLaTzLvsPZ7Mbvzbb8=:19 a=wKuvFiaSGQ0qltdbU6+NXLB8nM8=:19 a=Ol13hO9ccFRV9qXi2t6ftBPywas=:19 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=H5OGdu5hBBwA:10 a=Zpq2whiEiuAA:10 a=Br2UW1UjAAAA:8 a=O9xH7Zzy3WR4EW-CiMoA:9 a=CjuIK1q_8ugA:10 a=WmXOPjafLNExVIMTj843:22 X-Proofpoint-GUID: 4ucGlolrHaljPi1zAP9b1oELJtQpAd8r X-Proofpoint-ORIG-GUID: 4ucGlolrHaljPi1zAP9b1oELJtQpAd8r X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-24_04,2025-03-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 mlxlogscore=999 malwarescore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 mlxscore=0 impostorscore=0 suspectscore=0 clxscore=1015 phishscore=0 bulkscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503240066 Update the support for TI J721 boards to use the updated Cadence PCIe controller code Signed-off-by: Manikandan K Pillai --- drivers/pci/controller/cadence/pci-j721e.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/pci/controller/cadence/pci-j721e.c b/drivers/pci/controller/cadence/pci-j721e.c index 0341d51d6aed..118c87fb9381 100644 --- a/drivers/pci/controller/cadence/pci-j721e.c +++ b/drivers/pci/controller/cadence/pci-j721e.c @@ -164,6 +164,14 @@ static const struct cdns_pcie_ops j721e_pcie_ops = { .start_link = j721e_pcie_start_link, .stop_link = j721e_pcie_stop_link, .link_up = j721e_pcie_link_up, + .pcie_host_init_root_port = cdns_pcie_host_init_root_port, + .pcie_host_bar_ib_config = cdns_pcie_host_bar_ib_config, + .pcie_host_init_address_translation = cdns_pcie_host_init_address_translation, + .pcie_detect_quiet_min_delay_set = cdns_pcie_detect_quiet_min_delay_set, + .pcie_set_outbound_region = cdns_pcie_set_outbound_region, + .pcie_set_outbound_region_for_normal_msg = + cdns_pcie_set_outbound_region_for_normal_msg, + .pcie_reset_outbound_region = cdns_pcie_reset_outbound_region, }; static int j721e_pcie_set_mode(struct j721e_pcie *pcie, struct regmap *syscon,