From patchwork Mon Mar 24 17:59:24 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Willie Thai X-Patchwork-Id: 14027667 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2049.outbound.protection.outlook.com [40.107.93.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 39B382627FC; Mon, 24 Mar 2025 18:00:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.93.49 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742839202; cv=fail; b=lOIcVE8kK4xLiTqyeH28gfsPRTVhpsSXrbs5W7cvhyE1ELWDlmli63KgRNIt6HsOlSm7Q+ADt+NwoFuDMmr4plG6XWZwfKLi3JyX1iFuGjBolTHc6WHULA4KSg2NeJ9oQsHYMu1BroJPuu4qqpxnWd+h+xpBfahT8NRs2wTOYTs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742839202; c=relaxed/simple; bh=36jhuM+s84qBwkczILSX0HPx7y65by5qXk8hpyAZ8b4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LQmfbgsUm9fXfsyP+S6Yy/IXelT5GKkMfoOhbHmtB1DW19IPEDU69dFywgeD1EL6BKXDZFNRdRNBmIRVyNX5hUvK5hZc6Le0Bbmdf2odZfnm+ZMRmtIlDMI4DgW4NsjxMwFWNJwfZpPqJttQyCgLP4GKVmaE//Q4OBM6tcxYNeY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=ohkt4M48; arc=fail smtp.client-ip=40.107.93.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="ohkt4M48" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=jNXzaa6jYX5hkgzroRIhxdwjwAoJTQd7rkdqyMYvS74Ctx8JMdSXIAN/hz29XzP1IzLQLtirzmzyIr5EqwJp77hmB0aUOMaLQA6IDSwB9v618rnHtJ3Y33hek2IhQLFSMSmdnVWsyydcmc0gbu4IFLbuR9P9MEkJuirvwNT8CXF3LPsB3xKr6CGXii1esoYglOb3gbwi4W2ZuCSeKLc4NO+OFmpVW2+ADQI4E1GzurYAS/L8zxImpDIGpMB8mhdO4Z3gii0eC6IYrwMlCGgyvofUWYs63iXm5UqR+OW8QSm8UFQ0GSgLa/wl0mzEs8RJHsknC+Z80t2KY2rSfwcT+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Ej6iYui4NlHJdMSjb4kue/Yt9bpJhUd3D2yXMv3XNk4=; b=I/qzIKIdEUHuhtuaQI9UU5oDz1KU0GHMBuWPtZ49nzivHAMBHzfugQnR1lXei9yrjgeKmHUBFXT3zjgNF+zXYeqS3BfS9nYJ3IYUQMgycCGgLfaA29VB6XY/CrMbljidVs3a/RFXfY62GdkLaE8vCaXsI+XoIOhca675txmHTXJxIM9JSGXrztzSY9EXF4vD7wfvFjuGg/cBPlu4wb6JMdSCByQKB3W14JFjnP1oUSKcLRA6J3kKQrN4bCcmWV/Lji8C0rLambu7+Xqd9cxawQfR41DNpprlfEd0ca1KtFBYbLNbO0z1O21Ff5wBlUAbo3kjO0SVubyjlbGVePjjqg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Ej6iYui4NlHJdMSjb4kue/Yt9bpJhUd3D2yXMv3XNk4=; b=ohkt4M48+G/UObZn1CoJ/sGsnOrXnmYSS8pQI2C+jPwn8d+BF/GdoLTtUH/XLfRAQ+rWx84t7kGa9OOAWVC0Grse7bTxcuDfE/xD9Drn9dFxqnFgTV7lAHKBj3WVlQblPs9GnM7szLx56ByDh+G9jw6hij0QEJXbAgZINKEVaF/ZDeb3G93bTfE+/UO/PArtBT7ibUfoYzLHkJ1IgW1TSeVfX1vHejy0pnZUj6aKZMLHt66FMyg47gq2/HcOeBN7DQsMb6+Z+S87yFj4Mg6K+pKa/YEcxrao7o+6E4ves5kaTPmH4g2oA62uHUDOx8J4lL4f2yJVPNftOLQSMmZfog== Received: from SJ0PR13CA0043.namprd13.prod.outlook.com (2603:10b6:a03:2c2::18) by DM6PR12MB4340.namprd12.prod.outlook.com (2603:10b6:5:2a8::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 17:59:58 +0000 Received: from SJ5PEPF000001F5.namprd05.prod.outlook.com (2603:10b6:a03:2c2:cafe::2a) by SJ0PR13CA0043.outlook.office365.com (2603:10b6:a03:2c2::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.42 via Frontend Transport; Mon, 24 Mar 2025 17:59:58 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ5PEPF000001F5.mail.protection.outlook.com (10.167.242.73) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.20 via Frontend Transport; Mon, 24 Mar 2025 17:59:58 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 24 Mar 2025 10:59:43 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Mon, 24 Mar 2025 10:59:42 -0700 Received: from willie-obmc-builder.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.1544.14 via Frontend Transport; Mon, 24 Mar 2025 10:59:42 -0700 From: Willie Thai To: , , , , , , , , , , , , , CC: , , , , Mars Yang , Krzysztof Kozlowski Subject: [PATCH v4 1/3] dt-bindings: arm: aspeed: add Nvidia's GB200NVL BMC Date: Mon, 24 Mar 2025 17:59:24 +0000 Message-ID: <20250324175926.222473-2-wthai@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250324175926.222473-1-wthai@nvidia.com> References: <20250324175926.222473-1-wthai@nvidia.com> Precedence: bulk X-Mailing-List: linux-hardening@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NV-OnPremToCloud: AnonymousSubmission X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF000001F5:EE_|DM6PR12MB4340:EE_ X-MS-Office365-Filtering-Correlation-Id: 86e3255f-74a3-4845-2266-08dd6afdb0f2 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|36860700013|7416014|376014|1800799024|921020; X-Microsoft-Antispam-Message-Info: 5366zbjD7qJCmCbe5/KmIeOTPwBIBd3cjbCH+vp+2W6tIywHLZ3E5AUWmo6i1/Mp9qwqdxl0FuFzd23N32nNwxGA2Tk2x0TGFNlpEXlbjknGlzaLlMOeVBDfHhuVIFFkMB1f/W8kPT/PPqyXUfUzmaGP0FoWta2NLNIrvPuTHgk+oUVRXnBsWNkUWuRGytYYuBn4LK0LaqJ20v2Ps4Ro36IyUFrgePF4+q0DYhbMASP5CWKttuudx90ztI46wsSJ/1wE1Jc9QbLSdtLMG5KRAjYhHPw/xoDStyk6SchQhLUwzpNoW7gRxZMy8ElCZC/tp2YM/UXMd8Ida/tbzjk1FhK81ZBabt/OqP+s6D2nHlWRSPK3A9WOF/NUF2r6QmCdvoBcvf5De/Q896tsS7o5bfneb+wCv8f0fFRUXomJOD4pl+aMZnN893ewKLaaQ3E3riehxj86dSHGVju7LIz2rn2260lDVuOPh/Zt6wsHgL5zwjmyNigafQ7d0FDXw4SHV9DeMi1vHlfNu94Ghc999uMpfI3FmhlWF6QDLJzDA7C2TxVbGdwSnSnaMSo9RDWAHO9AOcckGwC4Db3+kU8gmF1nd1F64+eli/ku10rZNKxSWMzyusUqup8gpxlLK49lbEiFtp08V225rl3HtfzBYEnR9npuj21+I8UWqpmAkCyqTSWX0T0CLeVFXzyN1rmTicUDiTRBiyKTTmyMJ1hWDpBo16mY1TnYUNqPBXFpKKioLb1IcinMgE1tOv8InEWCK4Y98PbRrkOzsUDa8IS4b7KVrOMsN6dj4pXo4biQFIvM/yCk6pRD9PtL47apawQERN/CjcKQhTlTeP+Tlsgu4sezmAnAIw6a8rhnIvExhvjRaEOU4tkQ96eDlpJjzN7BRj19Kx0Mtx1ZdlggF/wm2N2vdvfDExkMzwY7xJ89hgoB+rQ0MPLX1+NzAYRW+uLGu0fnHKn9sCJoXuJQgxlneDrmPH2f2RdOH5UgG5maxjp5hASa2IqbzQ8VF04pvBFhBCnyE78pq6fvG+SZoL/EToq0Vox0bDOHdn2AhNXRLvncELwzo67DxjXIOhZ6ObhiPnc15P9eOW19VEswXzSNiEZQkMDAJCM5ZssZhYZo2hLChF7QAbMDwsOIvIgVCrSSsZIgbAPOQ5M5R19pfAq1FhIIY5+dKInXmvIxF4Fn/8RMdMUXqkUde9qDtM1HeFT6TW1lJSrOsa1gN/GXYTKJlaKN7Vth7sB+FA4uQ1UNi/RylDrSMrm0jbhD8eKJULuNXIT2Wy/+pkr13eplwsta59NJ6sXV1YWbGSNz1aLmmAySUX0LOiAuSAXviVd6EHZ1DpJZCy/85m3xsUtQ2LJrEPRuc37x76spEgf4HGdh8peAJ/Yx1WSNTLRwZHCRJLiF9Y+QVfxuGjoKc64iwFgxcp9Tap5wS+mlE4O2yi6YWfzbHKN/QANBQaQV9iVJu3/KMM2DLzWwdBnj0utCwkb3Q4KTxNzVnkjAQFROa2FMPCgTr736wd617IvL/SGcna6+ X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700013)(7416014)(376014)(1800799024)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2025 17:59:58.3157 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 86e3255f-74a3-4845-2266-08dd6afdb0f2 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF000001F5.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4340 Add Nvidia's GB200NVL BMC board compatible. Co-developed-by: Mars Yang Signed-off-by: Mars Yang Cc: Krzysztof Kozlowski Signed-off-by: Willie Thai Acked-by: Krzysztof Kozlowski --- Changes v3 -> v4: - Make the commit message more concise [Krzysztof] --- --- Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml b/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml index 01333ac111fb..a3736f134130 100644 --- a/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml +++ b/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml @@ -98,6 +98,7 @@ properties: - inventec,starscream-bmc - inventec,transformer-bmc - jabil,rbp-bmc + - nvidia,gb200nvl-bmc - qcom,dc-scm-v1-bmc - quanta,s6q-bmc - ufispace,ncplite-bmc From patchwork Mon Mar 24 17:59:25 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Willie Thai X-Patchwork-Id: 14027669 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2081.outbound.protection.outlook.com [40.107.93.81]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 025A7263F47; Mon, 24 Mar 2025 18:00:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.93.81 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742839210; cv=fail; b=PPsRpYO0WpuhA6hFZ1mzyI2IwSQXIkSzS328Xrm8IeneMo+yaCRCys7s1vLyem3YQwiGBdenGevXtzN6qyxdbE2B+UE+94fxVfc467s12qEBpaT8fhmr/pWM0HpxeX8cDy9Y27t9nrcmGGJ31H2+EGo9aE1W23lyVcFuKvsIZxA= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742839210; c=relaxed/simple; bh=wYqak+3vtaOWhhsmotIbYYaZM/nwpND+Hkys/Do6tww=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=aYdmZEKyQZgR24x4H8dWPl3Aq0S4YXq3Ty0cheVrl1GDVLgxGn0yvYvRKcci/j4EzVaiad9faFyXfX3HB3KaARvAe/tQ+tbk80239b4ffV7cSGX7M5x8Wu4hVaQz8xM1w95JaIlkNy5psUqWXuATFVwRZgQ3LJpF4mNpajiu8b0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=XXfh2GSQ; arc=fail smtp.client-ip=40.107.93.81 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="XXfh2GSQ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=nzv60xOGdlVC+osQOnDzFBEPJssAiFGa2LyGe8Wpixit++e+O66AnfX9g694j2+1ziRHrsQy1TIZdCHEFtq67jLgyywHKqRqPjNuA93bKk+oEdoOdBx5ruJbT6xWWlDyzSCROkIGmzMCeCxSJKjmEuIP09KDipFTzyGycg6mGndHFlJBFnlLMvaInrVk2qzQoHFlu8gFJqa/yulFk5pSmWf4gUaxiA4Gfjs+Kl75MI/z+G8eAfP6CIFJpnTh/4UeqRlri0xmcpISQgu4X36ZNSqA7hGZpyM//Ak4YnwQiyvevGvpvJV6qE+A09OeTCY7Iepb/F1uMfRPeEcBpbYOmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Yh7mulpSEp//J8Nt/5HDZJnD4mmSHpOlaCmq/LbMp+s=; b=bVlp0haBQYD8HOv8CY+W/wBF3JrBGqBbBkqs8kIKQvd7oENArnOo+O8k7Mogbh0OPOvKpVB+NeaZ/lcNkGHQL5cP68KYNbCi2bPfCh2ro3YFvqUqgdxfkb9mLDoTmp7f6fJo6CH0WxIUlToqc/5VJaFcr5g6cLqaWboLKnxpiZmsJ/6rjcJb9VrCHhdex4xXQPX8absHjVS/Avas8WdzLexf+J9dRmFgi3b8yO428ql+1rPxpfqs6HJKnm7vE9/rGT7E4t3HQFNXhe+1vGRizVqIWKFo2MtyqhDkRq5+Om3OSdw0TiwUeCLFTltqxITDJm6q5tm70drr0N3LayIa2A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Yh7mulpSEp//J8Nt/5HDZJnD4mmSHpOlaCmq/LbMp+s=; b=XXfh2GSQLORssSlnaWuUBlRnHcfSmqBVDeMT18GUbHEGobZo3smsdjtNJ2BxmQqNjlAJyLpcNfoOWAX2GqKWcWX2udt+cLzoTXq5jtI4LoBm/8GHVNKqS6sujMfcSOMa7MhzmbBfkvfO+8Kv1QWkJy/NRek/hgzcICUAUyMm38LQsR6pkbJM5iOJnGJtA2ozu0H4dnFi6eaKWEPaYsdQVq6izCdsTW6XhgblBPJY+P6n8Exc31mKQF4j09nAf4a0FL3K/4Kzy5mEIk+kpT55PgCktV6Dly/sadIedDIjVHczlseJtdYLmruxwGFTn4bSn2ToGPe9WJJrbiT1lJw/2A== Received: from MW4P221CA0024.NAMP221.PROD.OUTLOOK.COM (2603:10b6:303:8b::29) by CH3PR12MB8658.namprd12.prod.outlook.com (2603:10b6:610:175::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 18:00:01 +0000 Received: from SJ5PEPF000001F4.namprd05.prod.outlook.com (2603:10b6:303:8b:cafe::10) by MW4P221CA0024.outlook.office365.com (2603:10b6:303:8b::29) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.42 via Frontend Transport; Mon, 24 Mar 2025 18:00:01 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ5PEPF000001F4.mail.protection.outlook.com (10.167.242.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.20 via Frontend Transport; Mon, 24 Mar 2025 18:00:00 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 24 Mar 2025 10:59:45 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Mon, 24 Mar 2025 10:59:44 -0700 Received: from willie-obmc-builder.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.1544.14 via Frontend Transport; Mon, 24 Mar 2025 10:59:44 -0700 From: Willie Thai To: , , , , , , , , , , , , , CC: , , , Subject: [PATCH v4 2/3] dt-bindings: pinctrl: aspeed,ast2600-pinctrl Date: Mon, 24 Mar 2025 17:59:25 +0000 Message-ID: <20250324175926.222473-3-wthai@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250324175926.222473-1-wthai@nvidia.com> References: <20250324175926.222473-1-wthai@nvidia.com> Precedence: bulk X-Mailing-List: linux-hardening@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NV-OnPremToCloud: AnonymousSubmission X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF000001F4:EE_|CH3PR12MB8658:EE_ X-MS-Office365-Filtering-Correlation-Id: 3661aa81-91b8-4975-e438-08dd6afdb266 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|82310400026|1800799024|36860700013|921020; X-Microsoft-Antispam-Message-Info: Babr6yrKC8F3MA9R0ZpDK4rMR3/bHTp4w5rUffsGeDhqXNfOV9WML7ijn3v5XUnLOoBC21X4/Oe32vS//iYR59DnVduqk/tntvCmCfeB5KRwGX+ggh0ogpV7c2MFT+goOJ15bUNF8ZW9NYvIWRaZV2mOUzGbfwvPw4JO65Hd9gO6NhimcZ0f6Ev2QWLKdXC6zEgEPmrATZVCd1CA6xpfiHh4ZYkO1O5YWGECyLSl0u+YMrr0yplxhYaNr5Dcz7sZsPvJCPGH00bGQ/lxTWr+hKg9DiytGgnAi9PUiYUZXAWFvywaByAfp8144pJkTfKNMcdPxTVVthYwUB5Rf6UuQz3xBSABCU2wX8xKzN0yXlvjgY2pKXFeGB8HcX7npmUcua6PNuNUmJYecMAX7TyDgy5ghihhadoPAiBkFc/M8VfJKpWn079FBNyqyQzMk4uwKLj8340Ip3cXJ1UMW+E7bktfislBvrwuLMoM9iJzOe2o7PgEKfj0hIoPWBMOu7JpffVdYtSDQu2tBUtkShaD9bVZSMw1yYPstycDnDMnTGYC6f9x+pSHzBypyCUHYFuO1+6gLCEy+mMCXEpJT6v7gLOJdJFQgPGh84VXaQUR6mku/8YBY2v8LgM8DtAaNoAVU/lZCpIo6qCDyCtA195CLwPjqDYKHp3Gxpe89wsPUnHpLYYnhYvfIxOStmYDM+kLyojG6GKgqayc251YkTHOJsEfgBqvP/rOt3vs8lIQWD4txO8km0kIGSA/PntEmEd1K5KkcmrUAAvz6lRgn/gj+nJV74NIu3kQUWuZLFK8cb/gYssnYeJZhuAu+n5gFagRIR77P6Vbw2MVXiTZ4hRwEXD9hz+fwY6sLssUpSPi/cwrpFyqhj4n6oOukR7j5Ji6oiZP/diujCuTfx3qZ983IFiGLUwWjhiEJ2ZFxx1vw0BG4xg05KHFpo2bEuEQ6me+PtytnxM7Ky/SK8duP8BEFm7qCD89hz/NwAityvgJKDMuNGF/XWluUN7d1cyanyjH68UnlO6Omnt8qQaexLaKKKV1ksfTyqofnI36bgoV6qFDeEH2hFJ658f9MRZnG/Ju4Z4D1dQUmRsKbVyG4Y9tc0Fh1XfrI2xG08nrU1f/FYFLJOqEEWsg5QZSN1z65lyNST1LdULwRjIi+GCHCdBKAMmZiEmiRncS8SwSewDCJ6oXfknpaKmNzWy8Tbl8u2OO56QaPoi294dQBUagIi2YBx+SKJRSIn4nyL3GEuCO60nMqLVWCCqbBU7M7Hg2vgw662ipgQqe5PuNN1uY5TEpgHmfgGfsaFTvUiL4qhOSAPjyMNep48omJVTskSju3XkxY4kI6x+GPh0yqlC6SchvuLVjh5hj8YgjPUggZxAscUa1lGtDwfiCGw89JxBq4pOyh8x2C6pV8a9BBjNAHioSngua4lpPXJsolsQBkWtXpzCwNU/29OECtqupqOaxZSt2L5TqeR9SjeCFS5jeIkYB4KxUN38AFgrdQvTH0roiW5EihB2bgiXhTLnknme63mwP X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(7416014)(82310400026)(1800799024)(36860700013)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2025 18:00:00.7586 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3661aa81-91b8-4975-e438-08dd6afdb266 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF000001F4.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB8658 Add EMMCG5 enum to compatible list of pinctrl binding for emmc enabling. Cc: Andrew Jeffery Signed-off-by: Willie Thai Acked-by: Krzysztof Kozlowski --- .../devicetree/bindings/pinctrl/aspeed,ast2600-pinctrl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pinctrl/aspeed,ast2600-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/aspeed,ast2600-pinctrl.yaml index 80974c46f3ef..cb75e979f5e0 100644 --- a/Documentation/devicetree/bindings/pinctrl/aspeed,ast2600-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/aspeed,ast2600-pinctrl.yaml @@ -276,6 +276,7 @@ additionalProperties: - BMCINT - EMMCG1 - EMMCG4 + - EMMCG5 - EMMCG8 - ESPI - ESPIALT From patchwork Mon Mar 24 17:59:26 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Willie Thai X-Patchwork-Id: 14027670 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2067.outbound.protection.outlook.com [40.107.223.67]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 755DD264612; Mon, 24 Mar 2025 18:00:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.223.67 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742839222; cv=fail; b=HrUh9IAqIJn59g1mq/K734tg0DoucB4om2FUz0RHa+0Fn9kuTbA60IhkF7IiM1k3Orq8y0/a7Jhg1H3dPQd/OsYulPrnkNrQvdW/eQBrNJVbMakErkLAF91Sgtr9ySBj1P7DH0v4nwsgkpsD4YaJ1cZObr9E1H07MDpP4NbQ230= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742839222; c=relaxed/simple; bh=/rn4TfslzsGWfbK4JfShdwI96x4CYdHtEurVVe7p71w=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=dhcBa3dixOwes03XVYsfSNEYR1JsMxIT5pSc6Y4Me+xgpBE1PqOBavDyi770ERUKbgF2i+WVjOvqBSAAd+f+PvXRTqUZyW7FRVwoa8aUZNSNYyktJhRDWqlhQ5grzQ0I0CZa0uS389EC0KA2rupcPvhsqoXopPGHfEma3nz+/tw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=kVMQJRnt; arc=fail smtp.client-ip=40.107.223.67 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="kVMQJRnt" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gij4iiItUiIAZIPtGDhBknhRX1BrQ/UxCNP74S0WlDkkYsfEam4avN21AzKSl0yxhQBHhvtURCspFJ0N5eN8GIQuIuzJxG3F52UPKSHPvqqJ32UPKoI4WobKqmSKlv2X4XK37z+BKgeT0ASakboKzMp8h8phbAprIsM9B0sCnTc3AIblAQB5Y1XDCXiSHJbq1xC5igSg/Xdv6zJknlVgsX6mQAfzxQATdNJJfw50Z1jf1HmWkPL/uhma5n4MnR1ZJPbDORwEZF/SehZpM5j+aNYI3pNz2/npV7pS+Adj3r+ULPflkOK/kHRCQZNXAhizKM/zrGbFvrOE5xFFWItm0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SXirXJWijeNUxjqrfzhtua0rNVC26J4DVR6Q0im/SAc=; b=XS0/XqJXibZFswceJwkU2isqFUd+vrF3/Rn7gOs672tps6YJKJ7ghlTmC8cOB1VslV/hZtZksjNQCt4aOVexRq9l6RbEJNo9meDhuXetrBmM7xFkIzRTTGFjOWz3kKG4SKXJ/yxDqPHqWQNyCT4EaV82Vu9qhvaZuDXRoZDZKxxvfl5rGsm6QjoEfsGhKdhXu0CR+RrEzXURGEcJ/8s4bIAv6XCsuazyFGMbUMg3FaEvNLzlc65oVxzlMrqhS/5wTBDEx58oTx1tzpFQES9IwvjaLpfk0S8V+w4SVRDw1W7KWGqmzxOWfXNRaHTaYLW+wFYHrOOpluLo6vAMutOwTQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SXirXJWijeNUxjqrfzhtua0rNVC26J4DVR6Q0im/SAc=; b=kVMQJRntHMBTF2s8W44NPjYp15y6gozgpqPHppW3TRTva1rS+kI+Phk2l5Kg0OdgTt5sfqZTDR5SPiYvNwllZChCNHJVRPNBmIxeGERpoNqH/emQTy2MANreVIsKnTmeHzt/t8mqM5q7e2Z4iX/omX8P+ZSYcDw6mXFZxZw2EgaZmJSg+bN+QamwNDcX0YDssSohd1MEHrkjKopMV9GHlpXTVRRQux/3fFCshuJLUhPluTzFRJZMbYKEuLGUzw4mDlp8HBDwxTjcn9LuWLdUpdaLRagxXXgI1SvKnusPxAISs9CAVsqRjB5eyacjETMuYisgxKzYMxR/bkDWjqiIgw== Received: from SJ0P220CA0014.NAMP220.PROD.OUTLOOK.COM (2603:10b6:a03:41b::22) by PH0PR12MB8031.namprd12.prod.outlook.com (2603:10b6:510:28e::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.42; Mon, 24 Mar 2025 18:00:04 +0000 Received: from SJ5PEPF000001F2.namprd05.prod.outlook.com (2603:10b6:a03:41b:cafe::d7) by SJ0P220CA0014.outlook.office365.com (2603:10b6:a03:41b::22) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.42 via Frontend Transport; Mon, 24 Mar 2025 18:00:03 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ5PEPF000001F2.mail.protection.outlook.com (10.167.242.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.20 via Frontend Transport; Mon, 24 Mar 2025 18:00:03 +0000 Received: from rnnvmail202.nvidia.com (10.129.68.7) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 24 Mar 2025 10:59:48 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail202.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Mon, 24 Mar 2025 10:59:47 -0700 Received: from willie-obmc-builder.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.1544.14 via Frontend Transport; Mon, 24 Mar 2025 10:59:47 -0700 From: Willie Thai To: , , , , , , , , , , , , , CC: , , , , Mars Yang , Andrew Lunn , Krzysztof Kozlowski , Paul Menzel Subject: [PATCH v4 3/3] ARM: dts: aspeed: Add device tree for Nvidia's GB200NVL BMC Date: Mon, 24 Mar 2025 17:59:26 +0000 Message-ID: <20250324175926.222473-4-wthai@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250324175926.222473-1-wthai@nvidia.com> References: <20250324175926.222473-1-wthai@nvidia.com> Precedence: bulk X-Mailing-List: linux-hardening@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NV-OnPremToCloud: AnonymousSubmission X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF000001F2:EE_|PH0PR12MB8031:EE_ X-MS-Office365-Filtering-Correlation-Id: 1d50b469-9e82-48e0-15b5-08dd6afdb42b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|36860700013|82310400026|376014|1800799024|7053199007|921020; X-Microsoft-Antispam-Message-Info: DjPAcsJnbDch+3/Nfx23me+WpE7t8ODcoXkBX7OZvlK7E+a8SFoWYwEGw6V5Db3fCNKTSaeDR5Y9SrYWV6rqfHTbDlLP+dWUMEOnof0BZSEq+UcURt1mdGdG5aXmTZ3Qh4V/VW0i4XoD8l55vbdWSytsLyM9q2mBZQUZJ7/It7UDLUe2XIBd2xwzqqPbuzg92MlvJF9UFUdsybeg2XumImgvKY8PK/8TX1JLHJTF9h1Sj8zLcPqiDy3S0oiGuG4xMx9CJoUkp+dYdrWBYYGEsx5bop/Yev0e/zutkj7myCP/4VDWEtOl+rCCIF1+EEnK8zmgtWl0m98qECJ1Ra324h8RdIcBlRXEEcoesTN4e3UqS+aeFR0cpe4/uQqLWXP5q9/ZxK2vm/YMsk4WHdB+82VytYpMGQwwqX4lDzg7gN06bOlbwgGjS3O96GjGRS2jhsByS7F1IxwlZlFrt3l3vfBsb32rGHsb0lLf7va0RMPYRbH3GV9YjcmI1Eksn0IYuW/ZB8xmR+U89osSkVw8OzpU37XgfbXv0YHUsnsvIbycLZM+BzxC7/uFrg3mSyUsqNfs2pXI/DE7c0vfB5uKtXRBjT5q/JwMPOyARllJWZkYfEWh3mx5VO0VtovcDbijLeEsRQdE87aUXvHMr37T3ws3KeBUvx7S856bZnmU6DPEqvG4cqWY7QnIk8uBfKfLRJQj4sIYh56+OSQEFK2yt2a0riwCRqCQzzOsLh9IZeWVSZdiTXq4oVzG7By9+a8GGL85ClOlpmjTLWByU5sXZdNqrXxvUy43j2FXudF5PYgNThPa13I2YGYSyKgvCL37WiZFtYg1pboiP6anhtzbX6xm/thklD94mdlvbkncojaP5OSjdG9mvo6apGHqp7FqkBcfn9DzoN+4ihhIOSD8m9vVfB3WUQH4QXtbosZb+TxNe0Waa26eucr83kd5jIRWWkdIfkEqCGb75k/OnVTtXN0CbgMtYKbfuJJ2Vrdlm0bPFS89qKvX/EmMB6gWUcDllcAGpSrJBN+YCo+CAOjSR+fXGbfFdaPgxUPFiK2UsiCQfSkCmz9nxG1U2Ib7GwQ9pRvyc9pXwWVP6oCZXODcdaf7KFmy20Qvi7Sb4COQYuwGNeIR/YcTW/FJ0w93AKMYzgfcFBHIOIkKzp9h7lmrR3YzqwZhhBuYIjsrcG6cpP6y9adlHTMB+0nn2XADYmdisKsCKoD/vaBgusdSvW8gkmrBlUlQr8cBp8TISAl3OnGfgz8zzmMHPHsP96vbIhECI+kuooCSdpVSJXQZa7eVKZVMrteFtLUZlbu2yrMUfK2SUe7ha+Vu0cyIldMGahGLHwTbm5KkTopGLLqLM9Vr8GKHI7fkbz8ZNnLru0B0f9lwafoMpnBBE1/3arkZJRUZD10L2ls7hRgtHkzXfWIwt6WThUSIssrfc616NfrWP1iUndXZ8JoNYYByRVmcLkHlk9hEwrmaqfSU7iWUyE5bOWP/MOF+gIGR9fED3APgf7vdWylNjusnEunNojnZ8dAp X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(36860700013)(82310400026)(376014)(1800799024)(7053199007)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2025 18:00:03.7221 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1d50b469-9e82-48e0-15b5-08dd6afdb42b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF000001F2.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR12MB8031 The GB200NVL BMC is an Aspeed Ast2600 based BMC for Nvidia Blackwell GB200NVL platform. Reference to Ast2600 SOC [1]. Reference to Blackwell GB200NVL Platform [2]. Co-developed-by: Mars Yang Signed-off-by: Mars Yang Reviewed-by: Andrew Lunn Cc: Krzysztof Kozlowski Cc: Rob Herring Cc: Paul Menzel Cc: Andrew Jeffery Link: https://www.aspeedtech.com/server_ast2600/ [1] Link: https://nvdam.widen.net/s/wwnsxrhm2w/blackwell-datasheet-3384703 [2] Signed-off-by: Willie Thai --- Changes v3 -> v4: - Remove stray blank lines [Krzysztof] - Remove unnecessary comments [Krzysztof] - Remove underscore, repalce by dash symbol in node name [Krzysztof] - Remove disable-master property in i2c as it is downstream added property [Rob, Andrew Jeffery] - Remove #address-cells, #size-cells in nxp,pca9555 and maxim,max31790 as they are no longer defined [Rob, Andrew Jeffery] --- --- arch/arm/boot/dts/aspeed/Makefile | 1 + .../aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts | 1149 +++++++++++++++++ 2 files changed, 1150 insertions(+) create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts diff --git a/arch/arm/boot/dts/aspeed/Makefile b/arch/arm/boot/dts/aspeed/Makefile index 2e5f4833a073..20fd357a1ee9 100644 --- a/arch/arm/boot/dts/aspeed/Makefile +++ b/arch/arm/boot/dts/aspeed/Makefile @@ -50,6 +50,7 @@ dtb-$(CONFIG_ARCH_ASPEED) += \ aspeed-bmc-lenovo-hr630.dtb \ aspeed-bmc-lenovo-hr855xg2.dtb \ aspeed-bmc-microsoft-olympus.dtb \ + aspeed-bmc-nvidia-gb200nvl-bmc.dtb \ aspeed-bmc-opp-lanyang.dtb \ aspeed-bmc-opp-mowgli.dtb \ aspeed-bmc-opp-nicole.dtb \ diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts new file mode 100644 index 000000000000..a3ce8cbc60b5 --- /dev/null +++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts @@ -0,0 +1,1149 @@ +// SPDX-License-Identifier: GPL-2.0+ +/dts-v1/; + +#include "aspeed-g6.dtsi" +#include +#include +#include + +/ { + model = "AST2600 GB200NVL BMC"; + compatible = "nvidia,gb200nvl-bmc", "aspeed,ast2600"; + + aliases { + serial2 = &uart3; + serial4 = &uart5; + i2c16 = &imux16; + i2c17 = &imux17; + i2c18 = &imux18; + i2c19 = &imux19; + i2c20 = &imux20; + i2c21 = &imux21; + i2c22 = &imux22; + i2c23 = &imux23; + i2c24 = &imux24; + i2c25 = &imux25; + i2c26 = &imux26; + i2c27 = &imux27; + i2c28 = &imux28; + i2c29 = &imux29; + i2c30 = &imux30; + i2c31 = &imux31; + i2c32 = &imux32; + i2c33 = &imux33; + i2c34 = &imux34; + i2c35 = &imux35; + i2c36 = &imux36; + i2c37 = &imux37; + i2c38 = &imux38; + i2c39 = &imux39; + i2c40 = &e1si2c0; + i2c41 = &e1si2c1; + i2c42 = &e1si2c2; + i2c43 = &e1si2c3; + i2c44 = &e1si2c4; + i2c45 = &e1si2c5; + i2c46 = &e1si2c6; + i2c47 = &e1si2c7; + i2c48 = &i2c17mux0; + i2c49 = &i2c17mux1; + i2c50 = &i2c17mux2; + i2c51 = &i2c17mux3; + i2c52 = &i2c25mux0; + i2c53 = &i2c25mux1; + i2c54 = &i2c25mux2; + i2c55 = &i2c25mux3; + i2c56 = &i2c29mux0; + i2c57 = &i2c29mux1; + i2c58 = &i2c29mux2; + i2c59 = &i2c29mux3; + }; + + chosen { + stdout-path = &uart5; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x80000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + vga_memory: framebuffer@9f000000 { + no-map; + reg = <0x9f000000 0x01000000>; /* 16M */ + }; + + ramoops@a0000000 { + compatible = "ramoops"; + reg = <0xa0000000 0x100000>; /* 1MB */ + record-size = <0x10000>; /* 64KB */ + max-reason = <2>; /* KMSG_DUMP_OOPS */ + }; + + gfx_memory: framebuffer { + size = <0x01000000>; + alignment = <0x01000000>; + compatible = "shared-dma-pool"; + reusable; + }; + + video_engine_memory: jpegbuffer { + size = <0x02000000>; /* 32M */ + alignment = <0x01000000>; + compatible = "shared-dma-pool"; + reusable; + }; + }; + + leds { + compatible = "gpio-leds"; + led-0 { + label = "uid_led"; + gpios = <&sgpiom0 27 GPIO_ACTIVE_LOW>; + }; + led-1 { + label = "fault_led"; + gpios = <&sgpiom0 29 GPIO_ACTIVE_LOW>; + }; + led-2 { + label = "power_led"; + gpios = <&sgpiom0 31 GPIO_ACTIVE_LOW>; + }; + }; + + buttons { + button-power { + label = "power-btn"; + gpio = <&sgpiom0 156 GPIO_ACTIVE_LOW>; + }; + button-uid { + label = "uid-btn"; + gpio = <&sgpiom0 154 GPIO_ACTIVE_LOW>; + }; + }; +}; + +// Enable Primary flash on FMC for bring up activity +&fmc { + status = "okay"; + flash@0 { + status = "okay"; + compatible = "jedec,spi-nor"; + label = "bmc"; + spi-max-frequency = <50000000>; + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + + u-boot@0 { + // 896KB + reg = <0x0 0xe0000>; + label = "u-boot"; + }; + + kernel@100000 { + // 9MB + reg = <0x100000 0x900000>; + label = "kernel"; + }; + + rofs@a00000 { + // 55292KB (extends to end of 64MB SPI - 4KB) + reg = <0xa00000 0x35FF000>; + label = "rofs"; + }; + }; + }; +}; + +&spi2 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_spi2_default>; + + // Data SPI is 64MB in size + flash@0 { + status = "okay"; + label = "config"; + spi-max-frequency = <50000000>; + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + + u-boot-env@0 { + // 256KB + reg = <0x0 0x40000>; + label = "u-boot-env"; + }; + + rwfs@40000 { + // 16MB + reg = <0x40000 0x1000000>; + label = "rwfs"; + }; + + log@1040000 { + // 40MB + reg = <0x1040000 0x2800000>; + label = "log"; + }; + }; + }; +}; + +&uart1 { + status = "okay"; +}; + +&uart3 { + // Enabling SOL + status = "okay"; +}; + +&uart5 { + // BMC Debug Console + status = "okay"; +}; + +&uart_routing { + status = "okay"; +}; + +&mac2 { + status = "okay"; + phy-mode = "rmii"; + use-ncsi; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_rmii3_default>; +}; + +// Enable emmc +&emmc_controller { + status = "okay"; +}; + +&emmc { + non-removable; + pinctrl-0 = <&pinctrl_emmcg5_default>; + bus-width = <4>; + max-frequency = <52000000>; + clk-phase-mmc-hs200 = <9>, <225>; +}; + +/* + * Enable USB port A as device (via the virtual hub) to host + */ +&vhub { + status = "okay"; +}; + +&video { + status = "okay"; + memory-region = <&video_engine_memory>; +}; + +// USB 2.0 to HMC, on USB Port B +&ehci1 { + status = "okay"; +}; + +// USB 1.0 +&uhci { + status = "okay"; +}; + +&sgpiom0 { + status="okay"; + ngpios = <128>; + gpio-line-names = + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "RUN_POWER_FAULT_L-I","SYS_RST_IN_L-O", + "RUN_POWER_PG-I","PWR_BRAKE_L-O", + "SYS_RST_OUT_L-I","RUN_POWER_EN-O", + "L0L1_RST_REQ_OUT_L-I","SHDN_FORCE_L-O", + "L2_RST_REQ_OUT_L-I","SHDN_REQ_L-O", + "SHDN_OK_L-I","UID_LED_N-O", + "BMC_I2C1_FPGA_ALERT_L-I","SYS_FAULT_LED_N-O", + "BMC_I2C0_FPGA_ALERT_L-I","PWR_LED_N-O", + "FPGA_RSVD_FFU3-I","", + "FPGA_RSVD_FFU2-I","", + "FPGA_RSVD_FFU1-I","", + "FPGA_RSVD_FFU0-I","BMC_I2C_SSIF_ALERT_L-O", + "CPU_BOOT_DONE-I","JTAG_MUX_SELECT-O", + "SPI_BMC_FPGA_INT_L-I","RTC_CLR_L-O", + "THERM_BB_WARN_L-I","UART_MUX_SEL-O", + "THERM_BB_OVERT_L-I","", + "CPU0_UPHY3_PRSNT1_L-I","IOBRD0_RUN_POWER_EN-O", + "CPU0_UPHY3_PRSNT0_L-I","IOBRD1_RUN_POWER_EN-O", + "CPU0_UPHY2_PRSNT1_L-I","FPGA_RSVD_FFU4-O", + "CPU0_UPHY2_PRSNT0_L-I","FPGA_RSVD_FFU5-O", + "CPU0_UPHY1_PRSNT1_L-I","FPGA_RSVD_FFU6-O", + "CPU0_UPHY1_PRSNT0_L-I","FPGA_RSVD_FFU7-O", + "CPU0_UPHY0_PRSNT1_L-I","RSVD_NV_PLT_DETECT-O", + "CPU0_UPHY0_PRSNT0_L-I","SPI1_INT_L-O", + "CPU1_UPHY3_PRSNT1_L-I","", + "CPU1_UPHY3_PRSNT0_L-I","HMC_EROT_MUX_STATUS", + "CPU1_UPHY2_PRSNT1_L-I","", + "CPU1_UPHY2_PRSNT0_L-I","", + "CPU1_UPHY1_PRSNT1_L-I","", + "CPU1_UPHY1_PRSNT0_L-I","", + "CPU1_UPHY0_PRSNT1_L-I","", + "CPU1_UPHY0_PRSNT0_L-I","", + "FAN1_PRESENT_L-I","", + "FAN0_PRESENT_L-I","", + "","", + "IPEX_CABLE_PRSNT_L-I","", + "M2_1_PRSNT_L-I","", + "M2_0_PRSNT_L-I","", + "CPU1_UPHY4_PRSNT1_L-I","", + "CPU0_UPHY4_PRSNT0_L-I","", + "","", + "I2C_RTC_ALERT_L-I","", + "FAN7_PRESENT_L-I","", + "FAN6_PRESENT_L-I","", + "FAN5_PRESENT_L-I","", + "FAN4_PRESENT_L-I","", + "FAN3_PRESENT_L-I","", + "FAN2_PRESENT_L-I","", + "IOBRD0_IOX_INT_L-I","", + "IOBRD1_PRSNT_L-I","", + "IOBRD0_PRSNT_L-I","", + "IOBRD1_PWR_GOOD-I","", + "IOBRD0_PWR_GOOD-I","", + "","", + "","", + "FAN_FAIL_IN_L-I","", + "","", + "","", + "","", + "PDB_CABLE_PRESENT_L-I","", + "","", + "CHASSIS_PWR_BRK_L-I","", + "","", + "IOBRD1_IOX_INT_L-I","", + "10GBE_SMBALRT_L-I","", + "PCIE_WAKE_L-I","", + "I2C_M21_ALERT_L-I","", + "I2C_M20_ALERT_L-I","", + "TRAY_FAST_SHDN_L-I","", + "UID_BTN_N-I","", + "PWR_BTN_L-I","", + "PSU_SMB_ALERT_L-I","", + "","", + "","", + "NODE_LOC_ID[0]-I","", + "NODE_LOC_ID[1]-I","", + "NODE_LOC_ID[2]-I","", + "NODE_LOC_ID[3]-I","", + "NODE_LOC_ID[4]-I","", + "NODE_LOC_ID[5]-I","", + "FAN10_PRESENT_L-I","", + "FAN9_PRESENT_L-I","", + "FAN8_PRESENT_L-I","", + "FPGA1_READY_HMC-I","", + "DP_HPD-I","", + "HMC_I2C3_FPGA_ALERT_L-I","", + "HMC_I2C2_FPGA_ALERT_L-I","", + "FPGA0_READY_HMC-I","", + "","", + "","", + "","", + "","", + "LEAK_DETECT_ALERT_L-I","", + "MOD1_B2B_CABLE_PRESENT_L-I","", + "MOD1_CLINK_CABLE_PRESENT_L-I","", + "FAN11_PRESENT_L-I","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "RSVD_SGPIO_IN_CRC[0]","RSVD_SGPIO_O_CRC[7]", + "RSVD_SGPIO_IN_CRC[1]","RSVD_SGPIO_O_CRC[6]", + "RSVD_SGPIO_IN_CRC[2]","RSVD_SGPIO_O_CRC[5]", + "RSVD_SGPIO_IN_CRC[3]","RSVD_SGPIO_O_CRC[4]", + "RSVD_SGPIO_IN_CRC[4]","RSVD_SGPIO_O_CRC[3]", + "RSVD_SGPIO_IN_CRC[5]","RSVD_SGPIO_O_CRC[2]", + "RSVD_SGPIO_IN_CRC[6]","RSVD_SGPIO_O_CRC[1]", + "RSVD_SGPIO_IN_CRC[7]","RSVD_SGPIO_O_CRC[0]"; +}; + +// I2C1, SSIF IPMI interface +&i2c0 { + status = "okay"; + clock-frequency = <400000>; + + ssif-bmc@10 { + compatible = "ssif-bmc"; + reg = <0x10>; + }; +}; + +// I2C2 +// BMC_I2C1_FPGA - Secondary FPGA +// HMC EROT +&i2c1 { + status = "okay"; + clock-frequency = <400000>; + multi-master; +}; + +// I2C3 +// BMC_I2C0_FPGA - Primary FPGA +// HMC FRU EEPROM +&i2c2 { + status = "okay"; + clock-frequency = <400000>; + multi-master; +}; + +// I2C4 +&i2c3 { + status = "disabled"; +}; + +// I2C5 +// RTC Driver +// IO Expander +&i2c4 { + status = "okay"; + clock-frequency = <400000>; + + // Module 0, Expander @0x21 + exp4: gpio@21 { + compatible = "nxp,pca9555"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&gpio1>; + interrupts = ; + gpio-line-names = + "RTC_MUX_SEL-O", + "PCI_MUX_SEL-O", + "TPM_MUX_SEL-O", + "FAN_MUX-SEL-O", + "SGMII_MUX_SEL-O", + "DP_MUX_SEL-O", + "UPHY3_USB_SEL-O", + "NCSI_MUX_SEL-O", + "BMC_PHY_RST-O", + "RTC_CLR_L-O", + "BMC_12V_CTRL-O", + "PS_RUN_IO0_PG-I", + "", + "", + "", + ""; + }; +}; + +// I2C6 +// Module 0/1 I2C MUX x3 +&i2c5 { + status = "okay"; + clock-frequency = <400000>; + multi-master; + + i2c-mux@71 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x71>; + i2c-mux-idle-disconnect; + + imux16: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + imux17: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + + i2c-mux@74 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x74>; + i2c-mux-idle-disconnect; + + i2c17mux0: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + i2c17mux1: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + }; + + i2c17mux2: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + i2c17mux3: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + }; + + imux18: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + imux19: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + + i2c-mux@72 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x72>; + i2c-mux-idle-disconnect; + + imux20: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + imux21: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + + gpio@21 { + compatible = "nxp,pca9555"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + gpio-line-names = + "RST_CX_0_L-O", + "RST_CX_1_L-O", + "CX0_SSD0_PRSNT_L-I", + "CX1_SSD1_PRSNT_L-I", + "CX_BOOT_CMPLT_CX0-I", + "CX_BOOT_CMPLT_CX1-I", + "CX_TWARN_CX0_L-I", + "CX_TWARN_CX1_L-I", + "CX_OVT_SHDN_CX0-I", + "CX_OVT_SHDN_CX1-I", + "FNP_L_CX0-O", + "FNP_L_CX1-O", + "", + "MCU_GPIO-I", + "MCU_RST_N-O", + "MCU_RECOVERY_N-O"; + }; + }; + + imux22: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + imux23: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + + i2c-mux@73 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x73>; + i2c-mux-idle-disconnect; + + imux24: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + imux25: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + + i2c-mux@70 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x70>; + i2c-mux-idle-disconnect; + + i2c25mux0: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + i2c25mux1: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + }; + + i2c25mux2: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + i2c25mux3: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + }; + + imux26: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + imux27: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + + i2c-mux@75 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x75>; + i2c-mux-idle-disconnect; + + imux28: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + imux29: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + + i2c-mux@74 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x74>; + i2c-mux-idle-disconnect; + + i2c29mux0: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + i2c29mux1: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + }; + + i2c29mux2: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + i2c29mux3: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + }; + + imux30: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + imux31: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + + i2c-mux@76 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x76>; + i2c-mux-idle-disconnect; + + imux32: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + imux33: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + + gpio@21 { + compatible = "nxp,pca9555"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + gpio-line-names = + "SEC_RST_CX_0_L-O", + "SEC_RST_CX_1_L-O", + "SEC_CX0_SSD0_PRSNT_L-I", + "SEC_CX1_SSD1_PRSNT_L-I", + "SEC_CX_BOOT_CMPLT_CX0-I", + "SEC_CX_BOOT_CMPLT_CX1-I", + "SEC_CX_TWARN_CX0_L-I", + "SEC_CX_TWARN_CX1_L-I", + "SEC_CX_OVT_SHDN_CX0-I", + "SEC_CX_OVT_SHDN_CX1-I", + "SEC_FNP_L_CX0-O", + "SEC_FNP_L_CX1-O", + "", + "SEC_MCU_GPIO-I", + "SEC_MCU_RST_N-O", + "SEC_MCU_RECOVERY_N-O"; + }; + }; + + imux34: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + imux35: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; + + i2c-mux@77 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x77>; + i2c-mux-idle-disconnect; + + imux36: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + imux37: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + }; + + imux38: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + imux39: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; +}; + +// I2C7 +// Module 0/1 Leak Sensors +// Module 0/1 Fan Controllers +&i2c6 { + status = "okay"; + clock-frequency = <400000>; + + pmic@12 { + compatible = "ti,lm5066i"; + reg = <0x12>; + shunt-resistor-micro-ohms = <190>; + status = "okay"; + }; + + pmic@14 { + compatible = "ti,lm5066i"; + reg = <0x14>; + shunt-resistor-micro-ohms = <190>; + status = "okay"; + }; + + pwm@20 { + compatible = "maxim,max31790"; + reg = <0x20>; + }; + + pwm@23 { + compatible = "maxim,max31790"; + reg = <0x23>; + }; + + pwm@2c { + compatible = "maxim,max31790"; + reg = <0x2c>; + }; + + pwm@2f { + compatible = "maxim,max31790"; + reg = <0x2f>; + }; +}; + +// I2C9 +// M.2 +&i2c8 { + status = "okay"; + clock-frequency = <400000>; + multi-master; +}; + +// I2C10 +// HMC IO Expander +// Module 0/1 IO Expanders +&i2c9 { + status = "okay"; + clock-frequency = <400000>; + + // Module 0, Expander @0x20 + exp0: gpio@20 { + compatible = "nxp,pca9555"; + reg = <0x20>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&gpio1>; + interrupts = ; + gpio-line-names = + "FPGA_THERM_OVERT_L-I", + "FPGA_READY_BMC-I", + "HMC_BMC_DETECT-O", + "HMC_PGOOD-O", + "", + "BMC_STBY_CYCLE-O", + "FPGA_EROT_FATAL_ERROR_L-I", + "WP_HW_EXT_CTRL_L-O", + "EROT_FPGA_RST_L-O", + "FPGA_EROT_RECOVERY_L-O", + "BMC_EROT_FPGA_SPI_MUX_SEL-O", + "USB_HUB_RESET_L-O", + "NCSI_CS1_SEL-O", + "SGPIO_EN_L-O", + "B2B_IOEXP_INT_L-I", + "I2C_BUS_MUX_RESET_L-O"; + }; + + // Module 1, Expander @0x21 + exp1: gpio@21 { + compatible = "nxp,pca9555"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&gpio1>; + interrupts = ; + gpio-line-names = + "SEC_FPGA_THERM_OVERT_L-I", + "SEC_FPGA_READY_BMC-I", + "", + "", + "", + "", + "SEC_FPGA_EROT_FATAL_ERROR_L-I", + "SEC_WP_HW_EXT_CTRL_L-O", + "SEC_EROT_FPGA_RST_L-O", + "SEC_FPGA_EROT_RECOVERY_L-O", + "SEC_BMC_EROT_FPGA_SPI_MUX_SEL-O", + "SEC_USB2_HUB_RST_L-O", + "", + "", + "", + "SEC_I2C_BUS_MUX_RESET_L-O"; + }; + + // HMC Expander @0x27 + exp2: gpio@27 { + compatible = "nxp,pca9555"; + reg = <0x27>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&gpio1>; + interrupts = ; + gpio-line-names = + "HMC_PRSNT_L-I", + "HMC_READY-I", + "HMC_EROT_FATAL_ERROR_L-I", + "I2C_MUX_SEL-O", + "HMC_EROT_SPI_MUX_SEL-O", + "HMC_EROT_RECOVERY_L-O", + "HMC_EROT_RST_L-O", + "GLOBAL_WP_HMC-O", + "FPGA_RST_L-O", + "USB2_HUB_RST-O", + "CPU_UART_MUX_SEL-O", + "", + "", + "", + "", + ""; + }; + + // HMC Expander @0x74 + exp3: gpio@74 { + compatible = "nxp,pca9555"; + reg = <0x74>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&gpio1>; + interrupts = ; + gpio-line-names = + "IOB_PRSNT_L", + "IOB_DP_HPD", + "IOX_BMC_RESET", + "IOB_IOEXP_INT_L", + "IOB_UID_LED_L", + "IOB_UID_BTN_L", + "IOB_SYS_RST_BTN_L", + "IOB_PWR_LED_L", + "IOB_PWR_BTN_L", + "IOB_PHY_RST", + "CPLD_JTAG_MUX_SEL", + "", + "", + "", + "", + ""; + }; +}; + +// I2C11 +// BMC FRU EEPROM +// BMC Temp Sensor +&i2c10 { + status = "okay"; + clock-frequency = <400000>; + + // BMC FRU EEPROM - 256 bytes + eeprom@50 { + compatible = "atmel,24c02"; + reg = <0x50>; + pagesize = <8>; + }; +}; + +// I2C12 +&i2c11 { + status = "disabled"; +}; + +// I2C13 +&i2c12 { + status = "disabled"; +}; + +// I2C14 +// Module 0 UPHY3 SMBus +&i2c13 { + status = "disabled"; +}; + +// I2C15 +// Module 1 UPHY3 SMBus +&i2c14 { + status = "okay"; + clock-frequency = <100000>; + multi-master; + + //E1.S drive slot 0-3 + i2c-mux@77 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x77>; + i2c-mux-idle-disconnect; + + e1si2c0: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + e1si2c1: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + }; + + e1si2c2: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + e1si2c3: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; +}; + +// I2C16 +&i2c15 { + status = "okay"; + clock-frequency = <100000>; + multi-master; + + //E1.S drive slot 4-7 + i2c-mux@77 { + compatible = "nxp,pca9546"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x77>; + i2c-mux-idle-disconnect; + + e1si2c4: i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + }; + + e1si2c5: i2c@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; + }; + + e1si2c6: i2c@2 { + #address-cells = <1>; + #size-cells = <0>; + reg = <2>; + }; + + e1si2c7: i2c@3 { + #address-cells = <1>; + #size-cells = <0>; + reg = <3>; + }; + }; +}; + +&rng { + status = "okay"; +}; + +&gpio0 { + gpio-line-names = + /*A0-A7*/ "", "", "", "", "", "", "", "", + /*B0-B7*/ "", "", "", "", "", "", "", "", + /*C0-C7*/ "SGPIO_I2C_MUX_SEL-O", "", "", "", "", "", "", "", + /*D0-D7*/ "", "", "", "UART1_MUX_SEL-O", "", "FPGA_PEX_RST_L-O", "", "", + /*E0-E7*/ "RTL8221_PHY_RST_L-O", "RTL8211_PHY_INT_L-I", "", "UART3_MUX_SEL-O", + "", "", "", "SGPIO_BMC_EN-O", + /*F0-F7*/ "", "", "", "", "", "", "", "", + /*G0-G7*/ "", "", "", "", "", "", "", "", + /*H0-H7*/ "", "", "", "", "", "", "", "", + /*I0-I7*/ "", "", "", "", "", "QSPI2_RST_L-O", "GLOBAL_WP_BMC-O", "BMC_DDR4_TEN-O", + /*J0-J7*/ "", "", "", "", "", "", "", "", + /*K0-K7*/ "", "", "", "", "", "", "", "", + /*L0-L7*/ "", "", "", "", "", "", "", "", + /*M0-M7*/ "PCIE_EP_RST_EN-O", "BMC_FRU_WP-O", "HMC_RESET_L-O", "STBY_POWER_EN-O", + "STBY_POWER_PG-I", "PCIE_EP_RST_L-O", "", "", + /*N0-N7*/ "", "", "", "", "", "", "", "", + /*O0-O7*/ "", "", "", "", "", "", "", "", + /*P0-P7*/ "", "", "", "", "", "", "", "", + /*Q0-Q7*/ "", "", "", "", "", "", "", "", + /*R0-R7*/ "", "", "", "", "", "", "", "", + /*S0-S7*/ "", "", "", "", "", "", "", "", + /*T0-T7*/ "", "", "", "", "", "", "", "", + /*U0-U7*/ "", "", "", "", "", "", "", "", + /*V0-V7*/ "AP_EROT_REQ-O", "EROT_AP_GNT-I", "", "","PCB_TEMP_ALERT-I", "","", "", + /*W0-W7*/ "", "", "", "", "", "", "", "", + /*X0-X7*/ "", "", "TPM_MUX_SEL-O", "", "", "", "", "", + /*Y0-Y7*/ "", "", "", "EMMC_RST-O", "","", "", "", + /*Z0-Z7*/ "BMC_READY-O","", "", "", "", "", "", ""; +}; + +&gpio1 { + /* 36 1.8V GPIOs */ + gpio-line-names = + /*A0-A7*/ "", "", "", "", "", "", "", "", + /*B0-B7*/ "", "", "", "", "", "", "IO_EXPANDER_INT_L-I","", + /*C0-C7*/ "", "", "", "", "", "", "", "", + /*D0-D7*/ "", "", "", "", "", "", "SPI_HOST_TPM_RST_L-O", "SPI_BMC_FPGA_INT_L-I", + /*E0-E7*/ "", "", "", "", "", "", "", ""; +}; + +// EMMC group that excludes WP pin +&pinctrl { + pinctrl_emmcg5_default: emmcg5-default { + function = "EMMC"; + groups = "EMMCG5"; + }; +};