From patchwork Fri Mar 28 07:43:51 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031715 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C43E6211A33 for ; Fri, 28 Mar 2025 07:44:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147848; cv=none; b=YfWcqSBgPPWZUloFLzeazN9zqEc78paX9PD4eFCnf6wu+nonLe4/yrHWArdKoO75t6MzXxPxu7aBny85lVV0hOB4TKjFipXd9uBGkGEeEZNtcjp33TPoa7e1khnoV5vydWFeAqvjkP2ZsCYRvqr9sxKrZMoaZ1m3BLLMKhvRPco= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147848; c=relaxed/simple; bh=xU4upV0EA41eAPdxIY10JZKK8Lais+D10/cnQHoag4w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bVH0qvfzD3pwVdfuI6plWyXbQW++onwpPm7ICuJNur29yXyjzqe9DeGI6TXTl+leHthZ0gYNy+sxNG5qhSL2vl+vVYvD0SZiNwTe4VM+BKu6pJ1IxcgsRwsMcSNJFOSypivrl2XNE+PhTGqNKy2jJZ729JY39KQV7Obl5OdxhS8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HIiU02pZ; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HIiU02pZ" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-54acc04516fso1799970e87.0 for ; Fri, 28 Mar 2025 00:44:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147845; x=1743752645; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=H0VhS/v22NU8eHmN3wX2UOpbzS0x/EJicz5QW5NMbiE=; b=HIiU02pZ+QXjps13hil9nLUsb3JhTqSnU5G82a0cSS+l3qAOmMuD8/HYwpTVeRwe8L 9WoZV7ucp7IXqYqgCHFvsZCZgA3+L1NnMSvhVHFcoSkYgSs7N2CU5CS0cErfzG3+BKZH dvWV1BHwI4ZLzYzojr5J7CDPMiaKjgMU8JLM4xDJHJJKcW9FHEcNZrs6sv1LOaHqkLwX B5F3T0IfoeA1AqyzdaDyCREwL9IECL8ct7RUm8LJRGc+vztnqUCHwK0qgeHxan5ZIYTm uG/3zzR9lcMpMZNaRPizQ4V+l38Vqq2hQgnVBlHWmMudSw28wyQ3Wi3PbD1XI4iqKPoP g3/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147845; x=1743752645; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=H0VhS/v22NU8eHmN3wX2UOpbzS0x/EJicz5QW5NMbiE=; b=RLj0RD7O+nxZJinyfzCLltrdiEaXL9TQdMNgORLlAq7fRK7TkvH5emwiX27m2xpcAJ 87neLznz1uX4HSPYzbGJV47EUIaxyMX7L6v7HTkQuN7Bwhtj98AZXTkULywwGlJUIyq7 s81Dlw1RHYk+51J3oGiCBUawQbNb8xSOPRhlqimbqF0QbrVVhcwT+8H6I9jKKpH5l8zG +KMrDdxE1r1kF57t0ToKq0UyzppXWVwTsK4n/8BfrqgOUrvJJsoCk0sb+njDXWi73lF8 z56ag2Rt/e3j4p1JE+pahbVRY5CtvYWqsV10lDOgDgiqnhd/Fx0Vz8LHhxKlq8pXsx/1 crFQ== X-Forwarded-Encrypted: i=1; AJvYcCUSti5UMbFhQ/uLt3AFRyfKZs9XspNOywsG14JbGJIjHFsku2BmkXtWKl1y+ZJ44tEnmhWApKmUUVsSDco=@vger.kernel.org X-Gm-Message-State: AOJu0Yz8c18KGy8EcsgR4LUsQdhnzfh3EzVFBLvbsZFMfzA9rrkd7orB eeUAr+iYXN8pioUWlYksbW1vyY1gFxV8K0Z2uxiT/do2w6rFK7anYW0Pd4CeF4I= X-Gm-Gg: ASbGnctTw5AxYaEa5ZhFLKHY7Gf7N4JGW6DKMPzqTW591JlcorCQ+Di/yudPBtgqpp5 DmhYjKFokCHxSM4TYVRNVCRrX1ceZxKFGGsmrMC1/lmEccxwkj1IgAdv5CKgcY3ys1Xa8tYS+qC s4/eja8TwdC9GaNRfsaRTu88dVSbXyQ6+xtYUA4QgT8P+r2bVn+NYb6q0YpevVbaqKYNtkNz2Kn MDkdNg07BVfO511j9AE3j4CXnThaW/LdgdVw7wt34mIXrM/D3QG6aZYOQvMcJ/5IPpP2s4PwI0r birxnmmBrSB0y6F66i2TWhz14B8L0lGaBWUnPZi/FshvTVarxVsCESb7UCkRvzH6bQ== X-Google-Smtp-Source: AGHT+IFqexEpUV8AIrXmhig8TO6o/adeivq1AYJStXwRnF5UkTeMDdMVIJ/YWHWaksBob2pUlYpnUA== X-Received: by 2002:a05:6512:10c4:b0:545:60b:f381 with SMTP id 2adb3069b0e04-54b011dceb2mr1996778e87.29.1743147844697; Fri, 28 Mar 2025 00:44:04 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:03 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:51 +0100 Subject: [PATCH 01/12] ARM: dts: bcm6878: Correct UART0 IRQ number Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-1-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 According to the vendor file 6878_intr.h the UART0 has IRQ 28, not 32. Assuming this is a copy-and-paste error. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm6878.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/broadcom/bcm6878.dtsi b/arch/arm/boot/dts/broadcom/bcm6878.dtsi index 70cf23a65fdb5ac7ed9eabc986f4ebb4df263c43..cf378970db08c05c40564a38931417a7be759532 100644 --- a/arch/arm/boot/dts/broadcom/bcm6878.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm6878.dtsi @@ -137,7 +137,7 @@ nandcs: nand@0 { uart0: serial@12000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x12000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&uart_clk>, <&uart_clk>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; From patchwork Fri Mar 28 07:43:52 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031716 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f47.google.com (mail-lf1-f47.google.com [209.85.167.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D91F21146D for ; Fri, 28 Mar 2025 07:44:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147850; cv=none; b=ppkFClm/VgHmOmObAZimnjGY5KnuTz8pLUNd8Mgk2tZqL35jptVLxt+YjEL+Gq+duZXycx2JsGyAuyeEB2/sSy+HKwGtAPh26e3hyKif5RgehGBhq3ClEa0ET+G6/monsLW5MnSz2P3N0j/sG+N9vOkyjfQkxTOBAWTpvi3ppVA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147850; c=relaxed/simple; bh=8sRjf1g9G04U48+0KKrsadx9Nhw1Z3mfbjcZNLZU8co=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Hph8zuO21KGyzlFcgqoixE0A7cNQI9LKcKfX6ZUH6D+8pBaVJlJrc0zYvAvz7s2c7Q2k1ECanrZIe75B7+dlBGdX4CENcjkXaKqNApr84eDai1kdMgTqJflfupUXHZZhWClhy1SHvRPDg0n9pFt1IAsuupggUhbKyYxFu6pgKA8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RbsBcD1S; arc=none smtp.client-ip=209.85.167.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RbsBcD1S" Received: by mail-lf1-f47.google.com with SMTP id 2adb3069b0e04-5499c5d9691so1934835e87.2 for ; Fri, 28 Mar 2025 00:44:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147846; x=1743752646; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=e4+m0DQrar8QI/tlP9bedfL21OK40rHqMTDJEYU92jM=; b=RbsBcD1SzKNSnB9tPgszYP3qeT5dqjch7UMRsqd6IlonJoQECSgEmTusmEj7edDbdg b0gHpIUSgbcZwuWH5pG2LWysAohwyMdyZQquLA/6azXtFmprD5bfSouFgusJY6wGTxRl Bh0payVrA1zjrYvCXldGSO6m+1U0R3fSFS5OtviUclxaAqA0FZm/sp0pfN0hXRWgKcYu tGZd4bc+Tgg/d4Emat0pvCEArO9mIb/cRwW2Bl1w6IdIh3DVS8SrfkToxH8RzGW1gPSM bNSVDQX6X8MFZQOaTcypfGoIauWGgzuakJHcKSUYXPaf1r5tAq5wZ4xM2UjrYKk+4+oa 2tjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147846; x=1743752646; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=e4+m0DQrar8QI/tlP9bedfL21OK40rHqMTDJEYU92jM=; b=mluCWlKl6TUXHs1sFpzvYtD0OcLmH6X9XJEYikcLtNPQXm8G/Va+9hl1qVie3B/Skx Z7b7uUHZ2zJaRD6f3kcrbB9x4oUU1XKJHuXWASQ1cT6NCWtj94Jf982N00YhckWJXAbP /zjiJwOar4bB28FM25GwkPtzHoyXN/paej99mEETMa6gp+tadoZyCYW1/VDPpZO3i+bX CW/ToVN27diOsx24KmNEUq/Afw5obCm/NOsvCStTVoVT72RFwSizCQ/1GTJOZkuI0+Oh EgFSx25lIXXtbhOvb37NznbfUKIFRdhZAlB51PYyzNuLjNtjiC4RRU/S+xeeVnTFbPO0 FGgQ== X-Forwarded-Encrypted: i=1; AJvYcCW2o0qJlUSGN9Eix/ogI+USD4tFIIpB0fZ0OYa1+9dT/vjksqW7tY+5yghZTWVJYWOqw+XCgbHk+bEPPUc=@vger.kernel.org X-Gm-Message-State: AOJu0Yztne8L33Cq5VXMBMBoGuhnVdLdsXaHDGyxWg3yT6FGHGHffSuL ozCT44rTTB0nRu0H1U/XWemFhnKyuHVSxX1/IuzM2yjatdGVidQvhWmAurWA+IQ= X-Gm-Gg: ASbGncsi1HvZ8hTKTOhaPw5qVAOk3SuSb7HaTmIXXMceN31Yc/ANHX40BkTp1KifTom QyD2nCZA6eC2SxVZqnrYl8hbVsr2Cj59PIzOFBsazeFllvpup6/BsI/LdoviPZ4b2R8KeKGe/V2 I2gvXjiQ8F4cLz+/Y2Xvl7BxVgPtsgAw2/6XhXabDdIi29T93N/8KB8syj6KC0HmLTKLp+Tz+v9 GrovUfT+u6xLkLaWu3atF3y7QJ0WwZMTJEszGt2Lt4ze1PlOBfTqAFsADT16HsHzHGalTxaW/vR HQQ4oVZ2w273PjGVc8NMib6f+usBhCoYSWK1ljoa49HNYTqS+otIpDdTMbRPkj6yDw== X-Google-Smtp-Source: AGHT+IGEJLYduYUPeoDkIamTghfK6td5L59kTNjPxXBCyjG4pfVB1wPpXcD2GVk/GNmyMa7totuByg== X-Received: by 2002:a05:6512:1196:b0:548:91f6:4328 with SMTP id 2adb3069b0e04-54b011d5afamr2870433e87.15.1743147846331; Fri, 28 Mar 2025 00:44:06 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:05 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:52 +0100 Subject: [PATCH 02/12] dt-bindings: rng: r200: Add interrupt property Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-2-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 This IP block has an interrupt. Add it and add it to the example as well. Signed-off-by: Linus Walleij Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml b/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml index 827983008ecf707019f45847cd86d5686e3b2469..817cbdaa2b2d75705eda212521186c40a9975ea0 100644 --- a/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml +++ b/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml @@ -20,11 +20,17 @@ properties: reg: maxItems: 1 + interrupts: + maxItems: 1 + additionalProperties: false examples: - | + #include + rng@18032000 { compatible = "brcm,iproc-rng200"; reg = <0x18032000 0x28>; + interrupts = ; }; From patchwork Fri Mar 28 07:43:53 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031717 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07A8021146D for ; Fri, 28 Mar 2025 07:44:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147852; cv=none; b=neu30I0MO7jEOGRiEtoB0sivQPmO9H4I4x8nORuzbkKiJSneaTRbGMG8Gpm7fBp/yyhcRIQY3/Zno6Jpr8RkehMHmU8FrIihC24w+aFyyGMMrErP1XnQAcaUuIDuF3ijGKPITnEETDSz+53UywHIY1hhDCFgvlU+jYelkEHt/fE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147852; c=relaxed/simple; bh=7JeZQS+D1n+0/R410HAKHsJwf40ODPGET4YSYKT9VP4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ee2BV96eP+bAumhaJS6l8fh9GW17oOF4kfvQvY9w4nWBOLr1yHhUCH2FiR0NIkssun/c1nitsvyz6B0w4hgQGBsqsI55yI+l/xCESHAhx1v6NvE7c+EOk1mePb0sQqxSfQpHDsPcpAM0NYc99VAy00fSTOy/UN6pWOLjp/dupoI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=wT6MA/Vn; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="wT6MA/Vn" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-5499c8fa0f3so1983934e87.2 for ; Fri, 28 Mar 2025 00:44:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147848; x=1743752648; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XEirBUBZll/2CNmNMKcH5j/pk8NKD9yNsuFDYjiUshY=; b=wT6MA/Vnf2Mz3HgoIxFDVWYRn6KAsgnspgh88XqhCbYUQobY7Q7z9eI98K4Yfotc1v Wap+r2AUuFZQhuOiyHlTd78+kbplZPSii/2EsyVflSSA5xV2c+1OyMXOLl2tiUtsUomq /vOxfMUFNpKbbIBRuYRTu5d56Qf3vYqXHtIC/YCsujVU4n9V9YGcMLkJNl37S8zR/cs3 z2Qkv8hfJJcX6sHq3wKx1LyobYNLD/rG/fTriDiPXWN017VzNg9PIJ08GdHNAsfhRotI X1KqnhQ/P2zpewMxpriQS6qkBHBeuBh+FN13j4hIQxQ45dnbPrQcSyCriBPu5K8FuBAu dW0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147848; x=1743752648; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=XEirBUBZll/2CNmNMKcH5j/pk8NKD9yNsuFDYjiUshY=; b=u8BiemdEM8YkjFna0WNjricV6zjMLGG7eExungYooPxKTfRj3txfJmstZw4KaiZ5mU l900dWVcaZOVif0a6QrehxXzshLHQHFdz9n3OxuW5IBUffYQyalX1SMso3Fn+DH2iiGO /oP5syA2vaJfmmU1TuX+LebiubRth1y7SGAU5ZwX1Q1muvKbL5Ha7SJv8H7Anq4qK0XR pDhjoJ4G52VyiqdwTKl6U+SKzuVNnPL2KlB8NXPCDsNrtyLneO7eCBO3Qwvnoq5B/idF PJ1rhFK+eqCRDKQ8XUd0cC+K76qr6xpuY/yYmSNQVAoHrcCM76dBwz9OXfppe6WVTXsi 9Tdw== X-Forwarded-Encrypted: i=1; AJvYcCVMQOpG6cFsge/T6EqhbjJWrVK7qcNOQMr4/MVZpY4X42DSdmIMquWo96ADncLeJL3SKmjDoE1Cp2ylp7Y=@vger.kernel.org X-Gm-Message-State: AOJu0Ywz+YE0kcr/d7cgkVohyO/xUQexdTD8eNtaP9OOoARPiNUBna82 HjF1JNcV56bOxhhEEL1DiYRB2bfCB9JF5Gdmvk8r/vx04NPVOMJnTJgkNES05no= X-Gm-Gg: ASbGncvbVcIKvTcKEKR1RS3LgBSOZYrlFqqAwa4iiMsxVUUNEfDazn6Lktu0deqCZxF c7TXL4WC5JILrW6TeDkfFDY1XrrDpqfJhEPkDE2w+e/oxQ69yn6RpqNa+dKrFc+J+9gpLSOJyN5 bjG/xUo3RUPsgF5/s4JTJVhM0XR3nED4ZtZ6sDJ1cSXOcL9lJShwxaXTlCO1N6Ce7pIXnr0bKIA H8d6lOVScd+knN+M5bgiIMxIvLPCJQ4F3Zd4jLy7lSMhNVyZwmzsq0ufwwWHupvo4w0Dc0NepMB zLZET/l1euRFqeZg2/+Q6kxZMApLg711BOB7QV2AX/hnsO5kCJSD3vY= X-Google-Smtp-Source: AGHT+IGZ7IwtSD+rsiwYaWCAmSHkc24I3XE28ZvKsRaUNPPNFoNoNkWcCp9SfiyRprQhmO6Yvld/ow== X-Received: by 2002:ac2:4e05:0:b0:549:6cac:6717 with SMTP id 2adb3069b0e04-54b01273163mr2319734e87.53.1743147847926; Fri, 28 Mar 2025 00:44:07 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:06 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:53 +0100 Subject: [PATCH 03/12] ARM: dts: bcm6846: Add interrupt to RNG Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-3-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 The r200 RNG has an interrupt so let's add it. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm6846.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/boot/dts/broadcom/bcm6846.dtsi b/arch/arm/boot/dts/broadcom/bcm6846.dtsi index e0e06af3fe891df3c3d8c2005cf1980d33a7762b..d36d0a791dbf4ca3442797691957c3247c7187e7 100644 --- a/arch/arm/boot/dts/broadcom/bcm6846.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm6846.dtsi @@ -196,6 +196,7 @@ uart0: serial@640 { rng@b80 { compatible = "brcm,iproc-rng200"; reg = <0xb80 0x28>; + interrupts = ; }; leds: led-controller@800 { From patchwork Fri Mar 28 07:43:54 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031718 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5BB28211A05 for ; Fri, 28 Mar 2025 07:44:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147854; cv=none; b=ZsZ2B2vIuxIYKcdH//aPv7hHS+IMMqb0D5MzOYN1FuY5jSA5vuz0hVxtYTDiSkCzH/QGKk1e+0J54MllyjaDwE1kjJVk6OijEGnwHnyb9IbcfDLWhbj++PXxMJwQS1EqtV2ALLMtJxsT3v48rOPjLUa5ngLSvjq2hWHRarAvHSM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147854; c=relaxed/simple; bh=p+SiVxlSEGnOTHSwRGX7HFpd0rYneKTYoUHd4aSRoZk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dAw2KNeOmvAtMRUTS4Cz6eHPqQRl4kxx3jNghvA5aQKPl1q2GQxek0mXYeWvgE2GCeT5av52BeISpiWy3Q5C5Q7xnHl26h3XYtk0uJfgumjMozw95FFuGitjllzqKycACMx39L3k4sUdPG0Y6QICsp+tX8txUEtThcdqbXkEMos= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nYI5wPAo; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nYI5wPAo" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-54acc0cd458so2010154e87.0 for ; Fri, 28 Mar 2025 00:44:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147850; x=1743752650; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YR4tw573chI/SmSNQiSCUnriSXeZaFDLdhuvK4Xv12c=; b=nYI5wPAoprusJMgXsctvOChjl06gOLzQ/q3SDdhMZ+/OPDw92dKJ0K3L2VMaScgwKD xIZW5+AdbDFLcxoDzlX0/czV/OidOvaUryg3HgCFBc/EYBdialkP3e5/6h/pm1+Si1LV TlBHnUTXrPbLcvZAZRpibuKaPagWqdbdYZN0l1wBagmuH6lO6NVGgQjXvxKt+bYOfHKe dv28GZnGppNxNIWqtWGJx8RnmerQ8QpDSxnuG4F+zKEaMCpk0+AtgeGNXw4TAZ1mCL8N yhnAQgEJ+mPutvBY1X6dek+xzUfD+yRNjpk5wV30vfiJuYYJ2ZVlIMw9cR3H43Mov5EV pTAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147850; x=1743752650; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YR4tw573chI/SmSNQiSCUnriSXeZaFDLdhuvK4Xv12c=; b=Wupd3Bvdtc7tq3C6RORSEiv0F6CKJqk8bDt4uf5KTeAsxbYwxh/dGAuHeyySwGsNqM oFXJiC9XZVeT60n39qvNOPWMcrez0Q+J5JKau4vKsg152Da4yXhmvsgqB5/Cnf52Jqav KyxkcfRparkCYSSuC/2VI42Sm7Wy/1k9TQ5bk+CtJ2kFmy2VfTYSRx+LRnq6Vkw0+Bur YiXyPI7ZUruDX8cATvr7YxUXC7ZFYh8DiTj5uNNaH7BL+jXnSTIn/HVoc1Z4PW92qQRA 2Ls0SuY/9hCS0kG7Q5lOVvIPncuY3pw2ouUuwv6xwsCbFYY3Bbv9lrBq628Saij49AtK /czw== X-Forwarded-Encrypted: i=1; AJvYcCX+iTOLqGatq17q2yQ22xqJo+9N539bJqeQsPNt9zhlLTcDBleieu0YLm2F/zlKfsDtp+z2gWnJDzmKnOo=@vger.kernel.org X-Gm-Message-State: AOJu0YwEkJMXVNpxpQI6unLE5uVVbhRMlIB7k7tWnvLYp2zVBLkLSpR6 lIPygNkpPg0NPNtEa9EXnq3e1VgrbXB+ROUoqVzPLTV+s3psKb8efxkIbKjx78s= X-Gm-Gg: ASbGncsi+8ffjth74bKERSU93Vnh4GdMj2hDUuM40lHXmCUCddZlfkABXqRfMYIrHiz JJuzNRVWdHZxHuo1biTC3Uh3YMWdwRC92NYzgpT1WG3GW928hqHba5t+mVWOgi+jPzY5fmeCSPJ vIEodF96rr0Y+WEaxkE0zpzt4SkyElumIAbyPFZvUCuKRvWRvyxu6vj+KVwWpsqhZjiw355vVeX R0AQNWYVCjZab2jsNhJ7sPyVy4QOk+YuvNTmtWZfwvCz+haNgLGUkNeju76vqM0Aw9z35fvUyPS hslsBR5L0oBeRMhFWJdqJeUDg2f55d8emO48Zdg2R2i7qKDhJOBQ3Fs= X-Google-Smtp-Source: AGHT+IF/ArmOEOXgXQfLBNjjj8sVYQ+qLLQU2T2u/X0I6BLM6MCN9j17POGFH6OdY6C2kgn4C8GWFQ== X-Received: by 2002:a05:6512:3b9d:b0:54a:fa5a:e9b1 with SMTP id 2adb3069b0e04-54b011cd656mr2461814e87.10.1743147850260; Fri, 28 Mar 2025 00:44:10 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:08 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:54 +0100 Subject: [PATCH 04/12] ARM: dts: bcm6855: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-4-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Add the first and second watchdog, GPIO, RNG, LED, DMA and second PL011 UART blocks for the BCM6855 based on the vendor files 6855_map_part.h and 6855_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm6855.dtsi | 127 ++++++++++++++++++++++++++++++++ 1 file changed, 127 insertions(+) diff --git a/arch/arm/boot/dts/broadcom/bcm6855.dtsi b/arch/arm/boot/dts/broadcom/bcm6855.dtsi index 52915ec6f339335d87b4e50e1c03625fffb9a45d..a88c3f0fbcb037ee5c6b31933415f90cb51ded2a 100644 --- a/arch/arm/boot/dts/broadcom/bcm6855.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm6855.dtsi @@ -116,6 +116,103 @@ bus@ff800000 { #size-cells = <1>; ranges = <0 0xff800000 0x800000>; + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + watchdog@4c0 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x4c0 0x10>; + status = "disabled"; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -143,6 +240,27 @@ nandcs: nand@0 { }; }; + leds: led-controller@3000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x3000 0xdc>; + status = "disabled"; + }; + + pl081_dma: dma-controller@11000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x11000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + uart0: serial@12000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x12000 0x1000>; @@ -151,5 +269,14 @@ uart0: serial@12000 { clock-names = "uartclk", "apb_pclk"; status = "disabled"; }; + + uart1: serial@13000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x13000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; }; }; From patchwork Fri Mar 28 07:43:55 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031719 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 608BC211A2B for ; Fri, 28 Mar 2025 07:44:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147855; cv=none; b=JVUw4SXs7yOmQSS+WLsp/YoDQ0NcbYIYC2UH7at9qWOu6lPtCb7cqBfEBGzFEUPDbWR/Ooty8t7qTFsjvuog2tcKD/RPvyb0VK2z3dY7+lhkIqS/oLiVzteH/RLqpqUHUk+wAjBOFbvuLK9ZHnnI49a2K0o0kOdQF+V8A1Si8mY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147855; c=relaxed/simple; bh=Q7IIwB5olksBdU4VpclQbY+F88U3b856uYZBkOJVhIE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AaLPEIaqhsKL98RpD+BrzPcGbAnRFy1aflEnWBV7Qob3/tn6Qs0iu/OUD3nBwEaV+5hygJuAiFsHm0hd6jlSQUSV6yJWxV2hiv8KpZeIIl9Nb12CHxSA85jdHMjzU7Vwlb2NIw+TJ8+smGT/I1TAeQjGcf/kDq7pEJUmHcDokQs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gRb6mhw1; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gRb6mhw1" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-54addb5a139so2098098e87.0 for ; Fri, 28 Mar 2025 00:44:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147851; x=1743752651; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=G+/3tbeqcbFmamPw/dqh2HIcfIwHxXrx1N8SMpql6C8=; b=gRb6mhw1Z/zUn9JcSYhN0fFTrmjRCZbfevBFXiyU9+7376RM1O2hGHVcUhgSbIs1sI v3kQCwn2xzVjM/B0pB6ntk9w9QTtxZ48dEsuwz94CwnS/rXKjhbRi6fSWZEa42OD6cD3 FiGPfgAqxhVz6QeVkj9Y4fHVEQOeL6jwyH0L0L3gMx0ORkcFrUufRlB/gWDLGMAS7qio ye4z3mpo+VrOLCjtI6T5NjzlBxRQwmj4xFpwV4LrsABvPjC3Sy7ZSKhpQl8IboXupLqH 5SElM0ZS1pH8rIUjG71fRo2qz6j6OYkL9w5JBZHR6+Yy1MERYSmW6A2J2eEPOZJR+PB8 7Ujg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147851; x=1743752651; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=G+/3tbeqcbFmamPw/dqh2HIcfIwHxXrx1N8SMpql6C8=; b=v9iMEiFVeq2TvY8b4OnD67vVEsvrWvEb4gipUDb+MgHzL/03uG4vvwS4wWc3aWPAtz GKRVj2+N1RF688N39Vq5vOD4j8sWG83vWSFh0QopjFLIm3lbtHnPTi086xvrCxRGpX0C +fDtvsckDWO+bIxkti1AqHPAF3qTNZIIYZ9EIHn7riKINr668F4iPO/fZ3ftlgGJxU8Y 6wMTHcODewbCGDVxVz+rEampN7lXBCSIFnms+V3tGxdq0yXWdru+BDA1b90J22tLYuYH TsBC2YDa0ncdC6SHUssGI2zNEQzVfxUKWk/E2ZoGiBHPSEENYi/gh8nBx8oIu9PcfPO+ eczA== X-Forwarded-Encrypted: i=1; AJvYcCXz2Z3ifDL7r+53I4xb2HPd6tGci+F/eo54Ohj8nSHDYXTrIx8DDIMWaL8/snX64b7FUvPDurKr9Fd5wJs=@vger.kernel.org X-Gm-Message-State: AOJu0YxIXGrWrqggO5KH7KydrNG5nRoVkHWYdjUtYOf+nGglMdvb36sZ ktHORRjpTFuJU6t4R1yWaWVclxkWqc/qtKW3+ahRKRL2MTxF8VxBYhkjDDXlCtc= X-Gm-Gg: ASbGncsLyMnHlDlqOnMKxtoieZ9p9txidGfa2REuBRBJ8fh78y4A5rMNy9wfc2SkB9K 68a7cyi3yOkpMUHb5YUSfjSQhVtCYAlqtp3l61N6VRAnnacWPioYHGjJGYyK+yCN46JUh9nYc8T 2cP06AXZUPodoo3S4Rdw6d0oVJrMcdj99D+yCVIRBaq5ArlWZL9DBRKy4dzXLVSVHdaJnyqxCTT CobpqsXSrk49pDu8nPWvuWJWM/E+Oum3KBI6O2em6KmAaaiJYI+0ItVT/uavhuVyvyVbrmsXAOr nl2JCVIdePInXj4yWtlyOaO0Sia5/Uj+GYcd55FI3RNMHPIVbXY/Nug= X-Google-Smtp-Source: AGHT+IHeRT5PX7p82HtHwGrF6oShAjlRHSmV+Ax3yGf3Yi7h0e++JC8XWjlv/I2B1dbasVvvi7Z+DQ== X-Received: by 2002:a05:6512:4010:b0:549:4df0:76 with SMTP id 2adb3069b0e04-54b011ce4f0mr2397769e87.4.1743147851345; Fri, 28 Mar 2025 00:44:11 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:10 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:55 +0100 Subject: [PATCH 05/12] ARM: dts: bcm6878: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-5-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Add the first and second watchdog, GPIO, RNG, LED and DMA blocks for the BCM6878 based on the vendor files 6878_map_part.h and 6878_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm6878.dtsi | 118 ++++++++++++++++++++++++++++++++ 1 file changed, 118 insertions(+) diff --git a/arch/arm/boot/dts/broadcom/bcm6878.dtsi b/arch/arm/boot/dts/broadcom/bcm6878.dtsi index cf378970db08c05c40564a38931417a7be759532..f317fc888da0ef449d9b5153677e6dadd869a7db 100644 --- a/arch/arm/boot/dts/broadcom/bcm6878.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm6878.dtsi @@ -108,6 +108,111 @@ bus@ff800000 { #size-cells = <1>; ranges = <0 0xff800000 0x800000>; + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + watchdog@4c0 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x4c0 0x10>; + status = "disabled"; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + + leds: led-controller@700 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x700 0xdc>; + status = "disabled"; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -134,6 +239,19 @@ nandcs: nand@0 { }; }; + pl081_dma: dma-controller@11000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x11000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + uart0: serial@12000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x12000 0x1000>; From patchwork Fri Mar 28 07:43:56 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031720 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f46.google.com (mail-lf1-f46.google.com [209.85.167.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C399D211A05 for ; Fri, 28 Mar 2025 07:44:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147856; cv=none; b=RJLpCm+NpCAWl2TlhJGSS9C2DC4fuip+vJPdw/w2g7dzsSKTypuBsdqcMiIq2ZoGckWi3jcKJhZ7IORhX2qi7u3p8Ckf38IXsQJOesVbg+xQGRi3bRVFUtKmYowvFRtjbdvSxb1pFKqyb5mRsRFqD7m8NJc496zfMOTnZwEc8vs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147856; c=relaxed/simple; bh=o3PlYmFlCAOBTPSLVx/uVOa281qBIQqRgdUQskbmtUw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Y6KO30TxST2uQm00c1zH83lTtlFpX8W6Jy238KtHjL7t2hd8UMWQ4UZNgkt7a3v8Wib1dYIfeGW2m7fQqZqS0NG6E2ByUYlVoMqhiB8QSS+5h3UMsbGJM2AwCVuLycqfRN43z71SpUw73lQFC7pY8Rlifre+q6cSuNXrdNgjiXg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=X90hg5Le; arc=none smtp.client-ip=209.85.167.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="X90hg5Le" Received: by mail-lf1-f46.google.com with SMTP id 2adb3069b0e04-5499c5d9691so1934896e87.2 for ; Fri, 28 Mar 2025 00:44:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147853; x=1743752653; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=jUAEmJN1kVT6sqNjgFjTIi54896X7oEqtHP0xbwjDaA=; b=X90hg5LeScd2/dpF0ndezOa1oTfJwRXIKQtwDJhYXmik6zENSGpyUczwnwZpk7vLKo ZqQ/Y+Ulb0pr8Af8I76ld9vCdf6hIJz/D0WAg7NhdCxW/1y9Bnl1xQzx5ixMXMa9v1CH GWoUDnjuXP+Cj5OA3xbBe35EzoHjQt9CI3zZbZ6g80Y91zby0tUvXh6lFWP1yyH2WnDv vW7SJI99yMooPZ4xWNtfaibzBQzrqumwGS3qtfUCJUjvjp5gN/qHQyEXsuIGmbEtBK2y qevXlyCz08d9qV3NJdjh+CEbdrobkTIOjQyyihoEnCf0pNJ4QxGIXIcSfNVWJf9rSjkh NOIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147853; x=1743752653; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jUAEmJN1kVT6sqNjgFjTIi54896X7oEqtHP0xbwjDaA=; b=YT2T8kYz13UOGUW6HteSJ7t8lfZSNkQjhk5maTJLa4t9Y+yEUYKnLBGPqOVL495dDs tP/Yohz8NyR3E04Ud/V6z0pxbnqjo8hpfX/p/s4csWH2l/n+a8UVGe7Y79B27RFEb3lM +9WZe8VIO5+jggM4L+3exWCCjFPptZ9D57pfF4r7ZBViSj8QE1dQDnM414iq3RhFMX33 9HlI+cX7VF5yIXmMpaD4is+V59kKEtg7+DDIMAo/vAEoiTqDtQ1p6kLh+nCCWbQG13NA Z1oyez/FpLG3J573UEi6N4VciKwSvQjnGo2SB8rh9KJOkhLW1OqzpRcTfqb+H6dX31Ly rw5w== X-Forwarded-Encrypted: i=1; AJvYcCW42ENDZZNVnBexjZcU18O90VRXhuw7AcD6tYdwLUMdjJxTqLDajPoo3Pk8tBH9KMu2zSPKhiEiJHe7KxA=@vger.kernel.org X-Gm-Message-State: AOJu0YyanK+oA+NHmDBGXA3sXOo0yIwdyKDQZPnCNq2MPNIqqJaE3ofW 8HD2ZjW9omLXaXzmNp5R6M59Y58jcYSlG3edARnk9UMapfCdvdtlzQ9xXxA2Wtw= X-Gm-Gg: ASbGnctdnZ4X5h0HXaT9KB9b8/UF6s79Fggo0BMXgsfu9c21P0/H50FvUCyTexxhYHE QcePJjDEzmpAEBVFlglvh03WCW0KhFlrF6q+kLhb0vEr3Q171Oc71pmCMRa1MZlCJ7Np7hyxJLT 7gPC0FAPNRgfOzzxy0iGkyWpomMPPnoKPz+zL4oqO3YHrORfD6JaNdp1LuqYy2XC21LPEGYv53M SBNMK8zs3C0LzEEe690ZAFAU1C7B62fFndMMq5IawfNz0JKGt2gVQb/wybsEfNcDCESjqxpy3sL 9DsMNUliUpe79xtVcL7dm7xwlHBGtA0faQsdfwAWshYsPgbAuMtOesA= X-Google-Smtp-Source: AGHT+IFL1i4v/eWOzjyE6pr2XfQNO7EGVzKr09ZBgd139s8iEDfYFiur9MgF1dlZFkJRtcV0d94NRw== X-Received: by 2002:ac2:4e16:0:b0:549:5b54:2c5b with SMTP id 2adb3069b0e04-54b011dd0a0mr2804182e87.24.1743147852919; Fri, 28 Mar 2025 00:44:12 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:11 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:56 +0100 Subject: [PATCH 06/12] ARM: dts: bcm63138: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-6-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Extend the peripheral interrupt window to 0x10000 as it need to fit the DMA block. Add the GPIO, RNG and LED and DMA blocks for the BCM63138 based on the vendor files 63138_map_part.h and 63138_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 160 possible GPIOs due to having 5 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm63138.dtsi | 79 +++++++++++++++++++++++++++++++- 1 file changed, 78 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/broadcom/bcm63138.dtsi b/arch/arm/boot/dts/broadcom/bcm63138.dtsi index e74ba6bf370da63d3c115e38b4f20c71baff2116..182394a96bd46eb0258ebfa6d5f00ea008aa671c 100644 --- a/arch/arm/boot/dts/broadcom/bcm63138.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm63138.dtsi @@ -184,13 +184,69 @@ ubus@fffe8000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0 0xfffe8000 0x8100>; + ranges = <0 0xfffe8000 0x10000>; timer: timer@80 { compatible = "brcm,bcm6328-timer", "syscon"; reg = <0x80 0x3c>; }; + /* GPIOs 0 .. 31 */ + gpio0: gpio@100 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x514 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x518 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x51c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@300 { + compatible = "brcm,iproc-rng200"; + reg = <0x300 0x28>; + interrupts = ; + }; + serial0: serial@600 { compatible = "brcm,bcm6345-uart"; reg = <0x600 0x1b>; @@ -209,6 +265,14 @@ serial1: serial@620 { status = "disabled"; }; + leds: led-controller@700 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x700 0xdc>; + status = "disabled"; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -248,6 +312,19 @@ bootlut: bootlut@8000 { reg = <0x8000 0x50>; }; + pl081_dma: dma-controller@d000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0xd000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + reboot { compatible = "syscon-reboot"; regmap = <&timer>; From patchwork Fri Mar 28 07:43:57 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031722 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9866211A05 for ; Fri, 28 Mar 2025 07:44:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147859; cv=none; b=NE0whOvcqVolB9+I39zJqyHnbveEXTnhMPr0sEGR7T3Se3J8v0tHI0D5/HuPoD/7erNVMTvxwAKjBu1AmO8rNe5jEQMD7hACCbwLXy+gdDQSNugMKEsdEAPJ16Rx3rqLfPuxsbAwVW5Px2jJ3l9yyN+aN7wK0GfvEArRyq/nE5I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147859; c=relaxed/simple; bh=zlPnLDOVNhN6779M2tqjANdGgeVb1jdCNr4N0cOKy6M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fTjNUZ0sTPBK+GDYIsga2GMOmVvK1q5yrrI3h9scX2BfuKbis9uQItVyGrmoccNRR81Qd7PtZd3HKWYe/FgecwXgFJ+zuLnCrwFV7fOYHeE3jjUm/s5JoaADMLT7IYmEnviyGPN9ZbfHgKzSBFkdTrSj62UZ6VxW7n+X2qhPRS8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=s9kqtjzR; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="s9kqtjzR" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-5495c1e1b63so2117777e87.0 for ; Fri, 28 Mar 2025 00:44:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147854; x=1743752654; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=cxJsf8FE0MuuxFa/Fkir6Q9pPJ5F0EO+7sE3OSG544w=; b=s9kqtjzRxktPkhLlsc0zqWFR3BjjkQ/Y3r3Wm75viqJFjkj9BmMAD89gp2jAR5kCNW BL5OPRct5LPgyzb1JuNLeYztFUcOWPZmax4RxJywZNrps6wQfzmarKDNHv3/v7ePf/Br OqC1T2Ddsc5PDz1i6cY9jWtb/j0A4VGvlrje40ElJS4U0jg8S1qLrhbTBhKJFz2pzpIz AbmsjagoyQkRmnlS7MI+kQ03+gBfbTYXHvZSXFrZJ+RWjWieM6aU12IqYG0EfSRnxeL1 D5QL49v4l+URPCphsEmrpdLZbrJQeaoT4J/D/ro0WIcmi+wB9EauS/kf2lq9buILoT+C 4Sbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147854; x=1743752654; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cxJsf8FE0MuuxFa/Fkir6Q9pPJ5F0EO+7sE3OSG544w=; b=tZ2+diHE3z2P4k2vnuzt7VRcd3caarjIldQD5R7kXjfsQ9DGgLEKlVbx6pbG3Jx103 3vSprFTI7W8T12ZuMrpZmDaWUehkh4tqLLn0R3SH2DVigOAJneF/snWCrUhcurgKVUPf 68HfARzWyXLU6IAPYNQ5tVTm5l+ol/QDXNGTc4B1ylBPnTETgdCs3QPcVf+oCkIcqZQ/ +FkXW1WZj64BY3Fi5uRezb1dqlX/h0JGBYAaj1LOLL998iUSmmp2n38De+q8redeVInQ VOpQSHcUBAdJbHQTEimNJYbP8/vNju4b8yb5NsZ6w1cykHB/Trz8JZVqLT2D+N8VMXNb LLUA== X-Forwarded-Encrypted: i=1; AJvYcCUp2+oxbK1ZydGt6yMAtvsLSCRqulhXNc/+Ex8ZpokAb9EOz8CxhNAvXHlrGD/L4BuvNSdRCq87/IbL3gk=@vger.kernel.org X-Gm-Message-State: AOJu0YxmYcnFJtlZWLIKeAX4fcFOPtUczVX9Oazy1kv9Lovlp008EOus 7x13T3GryV303gyBYOnYfRXGimTV6tUQrjwZf5n/uGo3Lixe0OSPvvRwIfEjEhU= X-Gm-Gg: ASbGncsf3x7j90PICPk/s5yTfPbeShonhhEmHEOlpN2CpApLUm8mKXQQd8lW34QhOnZ j7IV3kyPffOK2iAeUoMchGDKtX0hdpxYFmJHNVRQ4coI89rM7gbJe6RpkLrAr3A4PJ1E6oF/Do4 27ExoAiZL3XerfI5jRKwOajvAmVQdv2XaIEZe5Z/GbIHTou8UCwpjOBwzc9gCWobfSUpzSoQuvH FYcjLt1AgRQJYk5gRg5e0RCrXcAgvdKaC86gsmMoSnT0kgScMZGpARaJWaGNu8mZklvxmp72CjQ Qv5t3F5rg4uTuhkn0T5AEd9t3ONYLwBIJQOm69DaIGgPji9ZWQIXXKc= X-Google-Smtp-Source: AGHT+IHSoffSWfcJMRGuGw6L4wY74EAeuWbkQZylOYsn5uGLkfOegEfRmQeY8GK/mlQStmMGQIfdWQ== X-Received: by 2002:a05:6512:3e0a:b0:545:bb6:8e41 with SMTP id 2adb3069b0e04-54b0127873fmr2753525e87.52.1743147853995; Fri, 28 Mar 2025 00:44:13 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:13 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:57 +0100 Subject: [PATCH 07/12] ARM: dts: bcm63148: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-7-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Add the GPIO, RNG and LED and DMA blocks for the BCM63148 based on the vendor files 63148_map_part.h and 63148_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 160 possible GPIOs due to having 5 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm63148.dtsi | 64 ++++++++++++++++++++++++++++++++ 1 file changed, 64 insertions(+) diff --git a/arch/arm/boot/dts/broadcom/bcm63148.dtsi b/arch/arm/boot/dts/broadcom/bcm63148.dtsi index 53703827ee3fe58ead1dbe70536d7293ad842d0c..0f6232f0553ad62fbaa7d8db251a0204ed6ed782 100644 --- a/arch/arm/boot/dts/broadcom/bcm63148.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm63148.dtsi @@ -99,6 +99,62 @@ bus@ff800000 { #size-cells = <1>; ranges = <0 0xfffe8000 0x8000>; + /* GPIOs 0 .. 31 */ + gpio0: gpio@100 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x514 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x518 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x51c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@300 { + compatible = "brcm,iproc-rng200"; + reg = <0x300 0x28>; + interrupts = ; + }; + uart0: serial@600 { compatible = "brcm,bcm6345-uart"; reg = <0x600 0x20>; @@ -108,6 +164,14 @@ uart0: serial@600 { status = "disabled"; }; + leds: led-controller@700 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x700 0xdc>; + status = "disabled"; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; From patchwork Fri Mar 28 07:43:58 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031721 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f43.google.com (mail-lf1-f43.google.com [209.85.167.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 950E821171F for ; Fri, 28 Mar 2025 07:44:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147859; cv=none; b=fZNPvRRtOJWxxlW/goRzBX88DotKesEi476CY6LOmK9C/vtrB4YSJH/AdaeTWkhLyODjoh1q01iOECnRC/bCHo6QOBH3W+fezZ2O5hBCTpGSVsXNG+NexnrrFx+bCArzxul3lqUH1O/4INGYzZmPud13rHzY6y02vi3GqKSPv9c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147859; c=relaxed/simple; bh=8MXmIf+dTfSHb5W6X2vyoDeX3/ohOjJ8d4jbmFkOKB8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=GD6lXq3lQXg0897L1WXQEM6qQuUfxY/AbbEpSWOZc2hFiQME2YyUiP7u3Xs0VJfE0HAPmmBg5KjeMsxMTX1SF3bRZ53wUaXCrrPyZP5pot6rj65pq27PAhO0IWpwCr/xNVmBqycj02C2JEOQNBVfVLTOsxGHU2ocR4Lr4dOVStE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=b5bZDJna; arc=none smtp.client-ip=209.85.167.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="b5bZDJna" Received: by mail-lf1-f43.google.com with SMTP id 2adb3069b0e04-54acc04516cso1899481e87.1 for ; Fri, 28 Mar 2025 00:44:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147856; x=1743752656; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=pZSlECD6SBspac59uu6fnjnF7/8QrKxNI5JVoJabeDs=; b=b5bZDJnaDwxL0WaJcs+Ej7hLvD5c6p7OxjShZWgfmuUURmHGqaMg3jdUZLwyRuIepk zslngXLr29tO2gvG+tJhL9dRpFdE3JO+m0KGzOwYGlQv6XntBLoTmSaX0trf8+ulfBaz i7uviRIES/ZK29RCDt0jB8K2GXNOEYkt+Xh6mLPzeaJ5ML1hCVY+etl5XGf4X00+DQQJ Tbgyp82H7M7SOEriCHDgB5A75Pe7IgBbfzrzKD/rr7fwkCggc7zfUQ0OS3W5I1m0kCCS XEFZJkvzxzIDI1FSCCyuK4e0fMXhxuQfZFucHo6He8PtkOeIMUDc4hRh2NlVD99DNtjw fujw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147856; x=1743752656; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pZSlECD6SBspac59uu6fnjnF7/8QrKxNI5JVoJabeDs=; b=MChERmCIXszHUBlNzjP1U2tfEQl73xpHElMFXElIRfK7K4v5qdf91WfbYj4HcGyztD cbeDekYvp08MLOrQ2UM5K1ckcIqwnvdmjNgBXMmv08z0OmgrDGkK/f49e8MOj4vn2g42 Fxh0sHvX8HlRXc/mJbkeaK8qsieUxb4AtKWZ6++m/BZAYY5BCVoEtUapBs2R5LFg/4La ZtDQlYUTti/3ADg0GV4VSgPEWc2gEeCVzTDtEQepaeiUrbVCiqYcXuCBtq885i0Q0DEb 7pbppEBG6I66mtA/EPYmQCCCFZ6ncQO+62C20hGJIsNw7HYPwbUO4JdmlYRw6P5Lsgqc EKhA== X-Forwarded-Encrypted: i=1; AJvYcCVK4Q+zYWT60ZcpTPzFaA9GBJgK1/DJHpLsuAmeg6GdYZRhiXnrRPRZq6mI9vfoMdTTJcPw+EIFUR2PSq0=@vger.kernel.org X-Gm-Message-State: AOJu0YxEynA8Rf1OuiMCE3qpZQ1nityuMNmnsB4s2o6sS+v7D8cvllbP RV1yRh6LrlmpkCFizBatBwmKQDjbOwKWBomDLDmPeOcOTH6FJhKY/v2KueqI/fU= X-Gm-Gg: ASbGncuPP04yunUtBdyctm6BDgJuU3czrydkmW11M+fWD96+sgWNexnC1NaxStM5K8V 3nb3dE2whDPsl+ZjlvTtN5beRKKVnIcW7SyTYMvKMyYORZ/1hc/DyCflB7ThBo+UVE5tE28Cy/y VM2PUtgPOEG1PYqnasAzDrTO82cdeP9fL9sbjHAeCOi6wvaOS69g1kGbNu+YyyBO/g9Qyoc6ET3 kPhs2WchUNZtbpiBN2j5TkpyMDFJYe9Vyg7Of2B+Pjvff0ijBcK6rmiG6TMlA+QkISpzW5pNa6S 7djxZrh25rHJGDKmHY8nIauH3TCGsKYSbRRQBy4q2gK46IRpqYFml6M= X-Google-Smtp-Source: AGHT+IHjbKza4NKoVqrqsdsaSrsbdmLF7PTox5Fsl49ZNysAElgqqGTpkMJZHnpD31kwmiwZ7EbP7Q== X-Received: by 2002:ac2:4e0f:0:b0:549:86c8:1133 with SMTP id 2adb3069b0e04-54b011d784fmr2523640e87.12.1743147855630; Fri, 28 Mar 2025 00:44:15 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:14 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:58 +0100 Subject: [PATCH 08/12] ARM: dts: bcm63178: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-8-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Add the watchdog, GPIO, RNG, LED and DMA blocks for the BCM63178 based on the vendor files 63178_map_part.h and 63178_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm63178.dtsi | 112 +++++++++++++++++++++++++++++++ 1 file changed, 112 insertions(+) diff --git a/arch/arm/boot/dts/broadcom/bcm63178.dtsi b/arch/arm/boot/dts/broadcom/bcm63178.dtsi index 6d8d33498983acfc0c65ee155f64ddedc4a6b376..430750b3030f2534d6bf0468d895ca565007a53f 100644 --- a/arch/arm/boot/dts/broadcom/bcm63178.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm63178.dtsi @@ -117,6 +117,97 @@ bus@ff800000 { #size-cells = <1>; ranges = <0 0xff800000 0x800000>; + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -143,6 +234,27 @@ nandcs: nand@0 { }; }; + leds: led-controller@3000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x3000 0xdc>; + status = "disabled"; + }; + + pl081_dma: dma-controller@11000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x11000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + uart0: serial@12000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x12000 0x1000>; From patchwork Fri Mar 28 07:43:59 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031723 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 467E2212B3A for ; Fri, 28 Mar 2025 07:44:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147861; cv=none; b=iQ8u8p40RQWZrDEoJfXJORIZeRX/n1Zd1KN5C94AQbrz5g99f0wyCH1Wehzua8R9KpzDrg3xtfNR6UPWTa/S5cmrDGxns8+dQ7Qb7eDTWi9owKyN9882g8MSayEXPFN2MTzeOhE2TpdZpWUGicXqMm6QZSaJd+/QL0udNSMGMhk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147861; c=relaxed/simple; bh=O3tClXRclkQgAO4VzgKTMLresCnfR5pMyLyTEvXZOF8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AemDC36ySkQiT7aPHsLSryfhPifc2Y37butVC0qBzPyEeRka0Ch151hf277rfjO+6BfA/aIDTLjh0181YzNWujxBgG2SQ3VDmPttdp1eAfMflMQJBMJFKprIT6Onm2Sz81EK7wiS4cke2tdHgU6JK+5wpbqeFEW+LzgZ1VTDjAs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ssZBJF1E; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ssZBJF1E" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-54afb5fcebaso2189638e87.3 for ; Fri, 28 Mar 2025 00:44:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147857; x=1743752657; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=kGnDRXAGG98eVElkSPXbq2Nc5ZK4mxpr5pnNPqwv2lI=; b=ssZBJF1EQz81fXuI8alFRWFVcRHS6eG/xx3UJNI9JN82hoVScPPmD9g+veikgnGdMB zKW3CkaZRaEhkj1N1h/tuhI4bEonqxaIiAh5zm1HneNC8poIRmG8+oMRSPsBAPlIRw2I M2uNv+uw/GEJxBfkOTiiqhzXpV/nstxe6GqjsPQgjbWGpwF5q0LG6Lw4eCeg/DcIrxfq w2sx/l5/S7tgOlD5RyxDmXOPKQ5knvmgcrEKnGMzlgfvIihpMmX6BMIoe/eniOEiRYmz 81cJjA0dFbwAAYPplwjFXhM4JaZ9H2fJtjmIxf8LYVU6IHcRahb3PeW68QgCHuMpIfFs 0Rxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147857; x=1743752657; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kGnDRXAGG98eVElkSPXbq2Nc5ZK4mxpr5pnNPqwv2lI=; b=mv8Jl/5jfH7GEnGFHmIlJ7m0TcuLsiQRhBasOuKLNAwFAjllnPeZL7hxAXPeGa04tK VWIVA/TK4PPv1n6NQ7tVx0ScD9S7hBlyaz+XRHB1O6HR1HsGbJ/iVAb5+2G735P5XaBQ XH77JwftdrhHg/DhX0y1C04v66GLLnlQcL3plhy+JXhEcQkzSuYjLt1YcI2mmh51IMI1 yIlzqh/seCCikvQoFcHalvIftVyWbRg8MmQ6NY/VqzglKU3F3zHmwwI+9Q5Xgi3CKQMb e6xDeAy8/+jtZ54V34Wzq3YRYh0aZrJqX/0PUpvVoxajTroHfNJkSihU9nH5OCRDdUza H9bg== X-Forwarded-Encrypted: i=1; AJvYcCV3TwSdRCV7oJ+JwZCOOYAj4DNEjPiqjkAjwiGSSCZqlePhYuPYpyTmG0kVEnxubi2Y+k82SCQ/8P/TQyk=@vger.kernel.org X-Gm-Message-State: AOJu0Yw9wSEUdlbKkjXueSfb7wtStLChk9KnZROhfHSUvPCcArEc2mM1 WugQnXdR6Z1uvBv8j4NrAO6SRy+mPeSyiqy8uamb3tZftmeeq9+cQ4lYGcZpZZE= X-Gm-Gg: ASbGncuPXa5UXLHBJnsHj6kS96SnbaKBPTgb4XWPc3J6F9jMPYvtc/s166ArkvaN+Ee hE3xa7DraPjUnk3aRqwWHEFLXcTbkr2pSG5lJq+kpFNkkqChVs1h89M+5mk6Hu76ytphLJhKVDm yxEO6Ia5JAMhBV8Z5MtacWQluUXLq58n00H9oKMTpdoPAsd/OhEVjPqY5Ke+VmNtI17NSOrTHTt LQDj4KOsIj3CrDx9XrSknQF/tgD1Qk+IO2t/oOG39ff17PIqICnpWXk4e1nQwVh33uCD8TRxOBE R+jnpWdm8ylPXR2OpELAAj66ySvVRskV0x0wwOdJkONwijrLk3aCOwM= X-Google-Smtp-Source: AGHT+IGIG3vCUNQ5N3JhklA22up77ViQKE2bk7SUD1+1D+haElLf4Xv+3Q6z3mgezL384pMZBiBsfg== X-Received: by 2002:a05:6512:104f:b0:545:2c2c:5802 with SMTP id 2adb3069b0e04-54b0126a6demr2911529e87.48.1743147857220; Fri, 28 Mar 2025 00:44:17 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:16 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:43:59 +0100 Subject: [PATCH 09/12] ARM64: dts: bcm4908: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-9-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. ARM64 SoCs have additional peripherals at 0xff858000. Add the watchdog, remaining GPIO blocks, RNG, and DMA blocks for the BCM4908 based on the vendor files 4908_map_part.h and 4908_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 320 possible GPIOs due to having 10 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi | 122 ++++++++++++++++++++++- 1 file changed, 120 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi index 613ba7ee43d6489ea0f1490d2fccaf90961b2694..a2e5277a2e77c0bdec5d933d3121b4ebf2d2d07b 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi @@ -323,6 +323,7 @@ pmb: power-controller@2800c0 { }; }; + /* PERF Peripherals */ bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; @@ -348,13 +349,103 @@ watchdog@28 { }; }; - gpio0: gpio-controller@500 { + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x528 0x04>; reg-names = "dirout", "dat"; - reg = <0x500 0x28>, <0x528 0x28>; + gpio-controller; + #gpio-cells = <2>; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x540 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x544 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 256 .. 287 */ + gpio8: gpio@520 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x520 0x04>, <0x548 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 288 .. 319 */ + gpio9: gpio@524 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x524 0x04>, <0x54c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; }; pinctrl@560 { @@ -584,6 +675,12 @@ leds: leds@800 { #size-cells = <0>; }; + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -638,6 +735,27 @@ reset-controller@2644 { }; }; + /* PERF1 Peripherals */ + bus@ff858000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x00 0x00 0xff858000 0x3000>; + + pl081_dma: dma-controller@1000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x1000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + }; + reboot { compatible = "syscon-reboot"; regmap = <&twd>; From patchwork Fri Mar 28 07:44:00 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031724 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA242212B15 for ; Fri, 28 Mar 2025 07:44:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147862; cv=none; b=IMkcikVTl+4LnT/8Hsfbc/pqunexSJ5mvPJGBaPC76geVWHN6H/ip0HzIXWJZ1crr2AU+CjM6TYS9xphNt4+0tqSZLVuPDSb7PcCw9iVi7b/Lcz7n6PewACR3F/FlwC5m1WNPU2Q1NjLaWl0V/agpOoY/cKLGyQEVWSWakXFK0U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147862; c=relaxed/simple; bh=y7ZAvrhGluYrDjVhgXCFn6OEXHONB/Wv2XYAOsXd8HA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RSDH/tujh30WGOhFyauEnpTwuSf7DETH7BDC8Ch8kAu7jYw01hh/IfynwSYc6HqsWeeWYbMcXnZKMFNaWUUDe0mw8mZGwvkNN/AhUM+nWN70Fp+8875ltmkXorZ8pjkkQfjyCPpIeXwoY0HLBZ7/LVlYHTxDEHCxeXsUGsQNHt8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vb6E7N2F; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vb6E7N2F" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-5495c1e1b63so2117846e87.0 for ; Fri, 28 Mar 2025 00:44:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147859; x=1743752659; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9jj2jQLKKNMRGoDJk1I4iWsw2NxXlVz80Tt33k/kg9c=; b=vb6E7N2Fit0+kgUAuz8dkOiMO6siIjH5D69pqaVYO01nL8MuGI+WHgItcGZ71qzkMF pryIP9eyweCXaFOoWE/5DWXMFaF0gvQeH4DGCOQrGgZhCZLJW1fmCgXvZ1IZjISmPqXR pgwQAZhBlptdzG+Wwm4Fn+baWT+xr1OuBRVDpPYuJ2eg8F7iAQ7Vz/DmTGt7oMxMwEj6 HHpNglfw/c5mL+pauEI5HuzxN+G0tuwrefzLk9mwHg/Ad7PpN9JFr6InPNsj+BrKMCpW UjgQyHb3xygKcwL9yv9fDCSf0ldF4DpCNVSyJS8VrmHPV+HBdpxrPFPQbGDFdjyChHf6 R/sA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147859; x=1743752659; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9jj2jQLKKNMRGoDJk1I4iWsw2NxXlVz80Tt33k/kg9c=; b=CiqkWg+R27KhuOb6AKAhM4zlimgqz7P0HdQ/VB7WJM/1Ae0HrZrvJ/916MBQTpsFqv ipR9R4xbJ9FuNlksSWQgg3jgIXm0Hs/NQtbG11XDgf+4m8L5IGlPyO6I/Sp4C29HNqNj tAAxucgiuaEzU9PN4qw2hSni+eqnFK+NLmLizK1SWXNEWgY1IwfgUPQ6sNnRsPY0yJHI Pbc3fcwC5uU37sss5W4Rscn+XbMu42LQNuxGM8f7te4rUOX8uZM7nEPXOKaIOAoT8xKu 20lJupbKVomBRbtECncKxPIotIEP2VCXilPCjQYreC7gM3v8A7G+Z/CgXCywzrAPUrAg i1Rg== X-Forwarded-Encrypted: i=1; AJvYcCWlqB0T1+KHQ3DxLltI/E1jnFTvkXt170KhRzjDgFaZGZqILi5JECwSbl2vPbgpUICRXthUvTQ1R+aNPq8=@vger.kernel.org X-Gm-Message-State: AOJu0YzeLpk3pqSspQkEsTo/ckAvZuG1lcGnHKufh12uWsAUp/iQkJS5 uFglOfwl87lWRBYt8W/HteWgKo0ZzckNLif7Fhi2BxjZBtZ4Uw1mZ2P8f7+h73g= X-Gm-Gg: ASbGncs29OS83FPfcgryxLwvRM4nwVFG/cI6Wz4SFVN9CqXxROU3ckiRS4XtU674H1+ wpXvy+jHPZ+1KOR+ysegT/rHXuPSC5Z0yIHFjqMM0adpZ77kA7LOQqKSglDnOugIX7QHURtOhQT DvNluwnZ/5Ul3dbSZpLiiel4jb1wO3+UIVR3zZd5rsTxQb7Kf8uVtZpe9CrMWowvaOMExbBzdFX 9PfJA1/6NnQRdCWbfX7A/qCKPdWp5mFDTfc3M4+RsdXbz37vdpwY72UkGv/EOoZ3OCxxjJ7/+r8 osg6QEhc7X7CfF5xQO3IjuNDSoRVsMt+5Ll9oyNr8Zpuwhqvr6vGBjU= X-Google-Smtp-Source: AGHT+IEhjnETIkoSdipUb4jt9SrhDKL7ky47sTQx7mnWbPsv0F5+Wr/UgwEAs1mGGfzuq6GFwk0EgA== X-Received: by 2002:a05:6512:118f:b0:545:62c:4b13 with SMTP id 2adb3069b0e04-54b01264c81mr1971096e87.40.1743147858828; Fri, 28 Mar 2025 00:44:18 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:17 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:44:00 +0100 Subject: [PATCH 10/12] ARM64: dts: bcm6856: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-10-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. ARM64 SoCs have additional peripherals at 0xff858000. On BCM6856 the PERF window was too big so adjust it down to its real size (0x3000) and add another window for PERF1 at 0xff858000. Add the watchdog, GPIO blocks, RNG, LED, second UART and DMA blocks for the BCM6856 based on the vendor files 6856_map_part.h and 6856_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi | 138 ++++++++++++++++++++++- 1 file changed, 137 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi index 00c62c1e5df00c722884a7adfcb7be08a43c0dc3..d6d0b8e1a65b494be414dd5841b65f8ff489d684 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi @@ -93,11 +93,103 @@ gic: interrupt-controller@1000 { }; }; + /* PERF Peripherals */ bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0x0 0x0 0xff800000 0x800000>; + ranges = <0x0 0x0 0xff800000 0x3000>; + + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + watchdog@4c0 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x4c0 0x10>; + status = "disabled"; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; uart0: serial@640 { compatible = "brcm,bcm6345-uart"; @@ -108,6 +200,29 @@ uart0: serial@640 { status = "disabled"; }; + uart1: serial@660 { + compatible = "brcm,bcm6345-uart"; + reg = <0x660 0x18>; + interrupts = ; + clocks = <&periph_clk>; + clock-names = "refclk"; + status = "disabled"; + }; + + leds: led-controller@800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x800 0xdc>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -134,4 +249,25 @@ nandcs: nand@0 { }; }; }; + + /* PERF1 Peripherals */ + bus@ff858000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff858000 0x4000>; + + pl081_dma: dma-controller@1000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x1000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + }; }; From patchwork Fri Mar 28 07:44:01 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031725 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5A384211A00 for ; Fri, 28 Mar 2025 07:44:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147864; cv=none; b=PMIejcTfqstnmBCnyMbdRGTfSYWTX4T7qGSTEd18toSfJRiRtA6K46spFZbcqi2LaxGKEDu3vNOapZzoWksYsb+ZBRqquLp3DeaqdQHPYDHHTDZbzD9p/bQ8Zc/ZRIja7uR61UE10h0tppHk3wHgZC3GzfwVJJzXl4mW8TLg4xM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147864; c=relaxed/simple; bh=+zgydmgyIsStNwKblWAAWyc0BZ3B+SWIYN+KJb0i7pU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=q89D668PI2H8mVEqL2ROWPZCno8BjfisGN6MiCZ33Rwfn7GLwMstv+MTST0iK7exlEsuDEiidWQOFFc3/NEz5hZxdA8LmyxLO9kHeffk1US5UQFnflHOFaQb0vRo0Psxwit8IVv3rlfAVl55So8eEgLZwcgs7pOfZOjOG2eU+QY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=MqYL4pUD; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="MqYL4pUD" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-549644ae382so2293290e87.1 for ; Fri, 28 Mar 2025 00:44:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147860; x=1743752660; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wqJlxfb5aBB2ZfepHoR0jO5tKOR577Vi8xz08RMS2n0=; b=MqYL4pUDUCvzNCABJ7UasUnnyG61PXhlAj0Yfo6EIx87I3s9Wa9n0NSzYLYrC9Ra/L tQwcCIrLoolW3Qg6/gHRv0Yqk6JKUotn6VCqp7d+4TTKzIJJxfm6W/XIeG4kCj3MqP/4 TVAqYkpWoPcUNePqmlzDqU1XO/hbYTxomLR3pvYcfFPGTOXvCSFIuCe+9LWnLehM7C/k otBhQcegcjyn2JYc9OVcI8HXaMQz+mOUBM+bgWL/M9+NeTlTlnLkvD3ZWGztDRxTL4Hc k8zeFdPJ0P1l4KysdD5HtBP5NHedt7/a1rMUIRjwEyc3nuhraIyOqm745vnJ+hH8v/4r Wz1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147860; x=1743752660; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wqJlxfb5aBB2ZfepHoR0jO5tKOR577Vi8xz08RMS2n0=; b=FoHjRttk/Ekv42cw4UHgKRx+qdRyBG+pL0eoMXKSe3OZCdc4oXY//3KJTtW/dFgqOB xWH3Vk2uIBY0bvTh9B4H/hLJYF7hmqD0awWRXOorWPhqkT0FMVPzZFS/YYyTi/isIcB9 XB5yFdmoRFAV8L1hqOd3QiiinxFgKJJMHkACha38y7ESmuVZ29Gsi8bGJA3wAPCWpLha yOZ7DwIG9h2AYFcJ947QxA5xLS7F33zkgcppqt954fC96Tv0ES4pbnxa08ibdLBBSMjj N8xYDsyXuWE7BVzzzWIAULbHtJlzjCc3Gmm2K4Tw3sRnsgPPiij77/9jhBgRn0VviLqY RkSg== X-Forwarded-Encrypted: i=1; AJvYcCWW2MQBUWMvD3vGqS1tCPXt5zjBa6ipP+Zospd/fBm2zbRZQhF4772KtHnyzI9aVOyKDrqChDjYi8w12dE=@vger.kernel.org X-Gm-Message-State: AOJu0YzCaOWwwwKTHqU7S44jDIR2NYEYR47rsyDSUeGKOXesgafb33kq 0/SnUQ6GLyRrbynJRfc/slxJdrqBeaoavptWLjQkM5MAQ7ICAXyMId9cHYRSdWw= X-Gm-Gg: ASbGncsGv8qHE1o1lyevqsCDIZiS3X0+/pq1Tqu6jhr/smJEkINzfKxw1pPMrVV+Ofb 6snISUd0+L0z+kRIR/xKbYY7wg1ehRlYuRHqgH3O7xuKrMmIoGbJHgcYG469LfrYojIgHzGj+Hx xdTvqyPUk+L01U/imsdRxZDKZCMnPeItH5ikLT4cEcz+uBM5/WdZsRRwG6QVSHvnyvvOWUQQz2m A2+Rh6O9PVw9t9TFn196d0F+PDE3n1iPgGtImk53wKREzxU5TeAfdlwcv9D02GB4UzvI7WhcIHU H0Whk/U5Uw8kfUY9OI12mDlXWObWCOYhYfBFUjoDn/oFUXkiVjTQIb0= X-Google-Smtp-Source: AGHT+IGLSPJ1RA3Mlh8r4xvIZWPkrQmL4yqPDHVMGHuMR92ZlKGsQvblUQYEwuvD9wlp1zLdTfeK0A== X-Received: by 2002:a05:6512:b84:b0:549:8fb5:f0ca with SMTP id 2adb3069b0e04-54b011cd7cbmr2156083e87.2.1743147860431; Fri, 28 Mar 2025 00:44:20 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:19 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:44:01 +0100 Subject: [PATCH 11/12] ARM64: dts: bcm6858: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-11-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. ARM64 SoCs have additional peripherals at 0xff858000. On BCM6858 the PERF window was too big so adjust it down to its real size (0x3000). Add the watchdog, GPIO blocks, RNG, LED, second UART and DMA blocks for the BCM6858 based on the vendor files 6858_map_part.h and 6858_intr.h from the "bcmopen-consumer" code drop. Curiously, on the BCM6858, the PL081 DMA block is separate from the two peripheral groups PERF and PERF1, so we put it in a separate node in the device tree since this is what the documentation says. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi | 120 ++++++++++++++++++++++- 1 file changed, 119 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi index caeaf428dc15db3089bf4dc62c4a272782c22c3f..a53520ce693c7360c603e8f46cefe134a509d051 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi @@ -111,11 +111,12 @@ gic: interrupt-controller@1000 { }; }; + /* PERF Peripherals */ bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0x0 0x0 0xff800000 0x62000>; + ranges = <0x0 0x0 0xff800000 0x3000>; twd: timer-mfd@400 { compatible = "brcm,bcm4908-twd", "simple-mfd", "syscon"; @@ -136,6 +137,86 @@ watchdog@28 { }; }; + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + uart0: serial@640 { compatible = "brcm,bcm6345-uart"; reg = <0x640 0x18>; @@ -145,6 +226,29 @@ uart0: serial@640 { status = "disabled"; }; + uart1: serial@660 { + compatible = "brcm,bcm6345-uart"; + reg = <0x660 0x18>; + interrupts = ; + clocks = <&periph_clk>; + clock-names = "refclk"; + status = "disabled"; + }; + + leds: led-controller@800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x800 0xdc>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -171,4 +275,18 @@ nandcs: nand@0 { }; }; }; + + /* This is NOT in the PERF1 Peripheral group on this SoC! */ + pl081_dma: dma-controller@ff859000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0xff859000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; }; From patchwork Fri Mar 28 07:44:02 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 14031726 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-lf1-f43.google.com (mail-lf1-f43.google.com [209.85.167.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CC4A212B17 for ; Fri, 28 Mar 2025 07:44:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147866; cv=none; b=kO4iRmaINyJsCmWHH0oxPikeANwmkGZo8JWVxdgd2tCiHt9yYMt8ADW0eit0Q0lnXTfvHHURjNQTyzzHPEgsiGgCa/YWLI/DzVvgFKEpW9KhR/5o9Io3aa2THoSkcmO665yakxnGQgs0kcIDRxGDqwUpQndew4NYxfNDLcbp98o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743147866; c=relaxed/simple; bh=q2PmTDQegE/isnKM1Da4UKDK69dR4SgFV6YzECB6JsE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ePghVuu9XoSwxx6VE9WG2G+fexmPH3H3BDEdTlTHTtJy83akSVluoiUM5oGL8ITquE9ESiIYIfzGYq0JZxiTmunIlCvr1kOJeQAVT/s/xQsSQ4kFoRU5wp64YThG5UrL1f0DHs3H9ijF6JKJvBRwTaj53JH40NsSZdQp0Df2yh0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=JIRCopL4; arc=none smtp.client-ip=209.85.167.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="JIRCopL4" Received: by mail-lf1-f43.google.com with SMTP id 2adb3069b0e04-54af20849bbso1995831e87.0 for ; Fri, 28 Mar 2025 00:44:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743147862; x=1743752662; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=zArY1PRZ2YS97S9H1azNoi4GZH8ue6vwYjHQDksS40s=; b=JIRCopL44SKE/Cxrs2CGO/WPKhqebwkwbuw44LsGbUOu5x54IFYjiHhvlbuzjpG3wu vFJBRl4jXNnVmPhWaUNRtdlZVDe4gXknl8ENoPF3HjCHe8CyhDfjiAk8krUto6tmTv5V UftKKg0DKX+m5UBoV/azsRAv9yiVQDbUi+/LOb9A4BB1OMefel14fopKBLmpR9DAALUL RThXcX3bDkmjjhyr4pdZIV49+31QxJw/20gB5By9CGIY7XKuz1+MCk702/8WxMlZfdqt tPLEbo/azHUObtTGTnOgGI9J5y8FUqqcpeNx5bdDap6nrAi2sULhOezM1hzoSelec+7v I36w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743147862; x=1743752662; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zArY1PRZ2YS97S9H1azNoi4GZH8ue6vwYjHQDksS40s=; b=Fjkok9uMOvTouLvIauQfnHXvpopwEzLSlRErHc+i/BVBw/gXTnbEaFFgfJY3WGlA9h hxdR1lEDSAkhqsStWAl7wO+Ea2JVYaTdB+BHiIOnCp/ZLMW3janwcjppR8c0fpl9mA0F O9Zos5L6nRgZGUyN9vXbRC72p4Wn9nPRV0aZbyyk2isc4VVKTD47VHlp/3oeft/PVyKU SC2SB53iFQHpt93RTK7Wwf4wQn4bgdvnPh24tqxfXoblfMEPlbOT6L1sn10BYJrQ7BYs sq4DU0eVi9zY9pDuy4oXZquRzuamggM17l0auowoFUOevvhqG9IU5VCkq8B2bAmhzlzH GLVg== X-Forwarded-Encrypted: i=1; AJvYcCVrXE7QjmzwwTJPsvF8m7EP888hcV5hCh0WBiO0JJ2yInkdEeqzR+hjxj4mIG6gdqWUV+CYliE1+bZP3aw=@vger.kernel.org X-Gm-Message-State: AOJu0YyLryhdOaQKJ23mJu176sCSwA1/mDaoCaN3bahRiEWGuPYP0gvD cfslt4z3wmx64k0ynOxR31S2IQnjmXh8nIv0Zj7vdR0+Alf4F5zaeDr1/P7uKeI= X-Gm-Gg: ASbGncuWGfH2zfJjeKjmHnQcHFESLzuPg5yqRqtPkdLrQxB7BiPuo+FlkMG7ijIKjzp 6dNydr7t8TlT+7BrYj0aeeiW0QaGwc3066HaNoZ1tdTrnOCf7lS9hFP4eNuv8nq7tmtncHWVSP2 UJEtL8UNgAQ24bwvN41fNrGgOC7jaUsNY8cFBPuSRV+b0UsvAb/FwZXFAaeRqPKP01t1JThZwGe nUXaubI1dylsbaoOkYuB1p/UMyLIU9WVSRPeBHarpDH/NwLN8DNafcCT7F6eNRfNpa2mzXRwk2o JGEarGoOqMDOr0viiMj7414dOWzoj1kx4DCA7Yb7qRTH0skLsme+lCbTRqy75HCwtQ== X-Google-Smtp-Source: AGHT+IGmha8Fr2gz/FUW8U8A5VVRA9bYdMwRke2TGOO5wTQdAYbyURhNf7j91OLXxy4jdG7Mg7idRQ== X-Received: by 2002:a05:6512:159f:b0:545:54b:6a05 with SMTP id 2adb3069b0e04-54b012668cemr2795574e87.45.1743147862054; Fri, 28 Mar 2025 00:44:22 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb32esm215589e87.26.2025.03.28.00.44.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Mar 2025 00:44:20 -0700 (PDT) From: Linus Walleij Date: Fri, 28 Mar 2025 08:44:02 +0100 Subject: [PATCH 12/12] ARM64: dts: bcm63158: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250328-bcmbca-peripherals-arm-v1-12-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. On BCM63158 the PERF window was too big so adjust it down to its real size (0x3000). Add the watchdog, GPIO blocks, RNG, LED, second UART and DMA blocks for the BCM63158 based on the vendor files 63158_map_part.h and 63158_intr.h from the "bcmopen-consumer" code drop. The DTSI file has clearly been authored for the B0 revision of the SoC: there is an earlier A0 version, but this has the UARTs in the legacy PERF memory space, while the B0 has opened a new peripheral window at 0xff812000 for the three UARTs. It also has a designated AHB peripheral area at 0xff810000 where the DMA resides, so we create new windows for these two peripheral group reflecting the internal structure of the B0 SoC. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi | 150 +++++++++++++++++++++- 1 file changed, 147 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi index 48d618e75866452a64adfdc781ac0ea3c2eff3e8..a47c5d6d034a7ae56803a651636148383acb8cc9 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi @@ -1,6 +1,7 @@ // SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * Copyright 2022 Broadcom Ltd. + * This DTSI is for the B0 and later revision of the SoC */ #include @@ -119,11 +120,107 @@ gic: interrupt-controller@1000 { }; }; + /* PERF Peripherals */ bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0x0 0x0 0xff800000 0x800000>; + ranges = <0x0 0x0 0xff800000 0x3000>; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + + leds: led-controller@800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x800 0xdc>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; hsspi: spi@1000 { #address-cells = <1>; @@ -150,14 +247,61 @@ nandcs: nand@0 { reg = <0>; }; }; + }; + + /* B0 AHB Peripherals */ + bus@ff810000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff810000 0x2000>; + + pl081_dma: dma-controller@1000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x1000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + }; + + /* B0 ARM UART Peripheral block */ + bus@ff812000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff812000 0x3000>; - uart0: serial@12000 { + uart0: serial@0 { compatible = "arm,pl011", "arm,primecell"; - reg = <0x12000 0x1000>; + reg = <0x0 0x1000>; interrupts = ; clocks = <&uart_clk>, <&uart_clk>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; }; + + uart1: serial@1000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x1000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; + + uart2: serial@2000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x2000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; }; };