diff mbox

[RFC,1/2] PCI: imx6: enable pcie on imx6qdl sabresd and sabreauto

Message ID 1411376498-14653-2-git-send-email-r65037@freescale.com (mailing list archive)
State New, archived
Delegated to: Bjorn Helgaas
Headers show

Commit Message

Richard Zhu Sept. 22, 2014, 9:01 a.m. UTC
- enable pcie support on imx6qdl sabresd and asbreauto boards.
- sabresd board has the pcie power on and reset gpios, but
sabreauto doesn't have these two gpios.

Signed-off-by: Richard Zhu <r65037@freescale.com>
---
 arch/arm/boot/dts/imx6qdl-sabreauto.dtsi | 4 ++++
 arch/arm/boot/dts/imx6qdl-sabresd.dtsi   | 2 ++
 2 files changed, 6 insertions(+)

Comments

Richard Zhu Sept. 22, 2014, 9:55 a.m. UTC | #1
SGkgTHVjYXM6DQpUaGFua3MgZm9yIHlvdXIgcXVpY2tseSByZXZpZXctY29tbWVudHMuDQoNCj4g
LS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogTHVjYXMgU3RhY2ggW21haWx0bzps
LnN0YWNoQHBlbmd1dHJvbml4LmRlXQ0KPiBTZW50OiBNb25kYXksIFNlcHRlbWJlciAyMiwgMjAx
NCA1OjM2IFBNDQo+IFRvOiBaaHUgUmljaGFyZC1SNjUwMzcNCj4gQ2M6IGxpbnV4LXBjaS1vd25l
ckB2Z2VyLmtlcm5lbC5vcmc7IHN0YWJsZUB2Z2VyLmtlcm5lbC5vcmc7IGxpbnV4LQ0KPiBwY2lA
dmdlci5rZXJuZWwub3JnDQo+IFN1YmplY3Q6IFJlOiBbUEFUQ0ggUkZDIDEvMl0gUENJOiBpbXg2
OiBlbmFibGUgcGNpZSBvbiBpbXg2cWRsIHNhYnJlc2QgYW5kDQo+IHNhYnJlYXV0bw0KPiANCj4g
QW0gTW9udGFnLCBkZW4gMjIuMDkuMjAxNCwgMTc6MDEgKzA4MDAgc2NocmllYiBSaWNoYXJkIFpo
dToNCj4gPiAtIGVuYWJsZSBwY2llIHN1cHBvcnQgb24gaW14NnFkbCBzYWJyZXNkIGFuZCBhc2Jy
ZWF1dG8gYm9hcmRzLg0KPiA+IC0gc2FicmVzZCBib2FyZCBoYXMgdGhlIHBjaWUgcG93ZXIgb24g
YW5kIHJlc2V0IGdwaW9zLCBidXQgc2FicmVhdXRvDQo+ID4gZG9lc24ndCBoYXZlIHRoZXNlIHR3
byBncGlvcy4NCj4gPg0KPiA+IFNpZ25lZC1vZmYtYnk6IFJpY2hhcmQgWmh1IDxyNjUwMzdAZnJl
ZXNjYWxlLmNvbT4NCj4gPiAtLS0NCj4gPiAgYXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1zYWJy
ZWF1dG8uZHRzaSB8IDQgKysrKw0KPiA+ICBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNhYnJl
c2QuZHRzaSAgIHwgMiArKw0KPiA+ICAyIGZpbGVzIGNoYW5nZWQsIDYgaW5zZXJ0aW9ucygrKQ0K
PiA+DQo+ID4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2FicmVhdXRv
LmR0c2kNCj4gPiBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2FicmVhdXRvLmR0c2kNCj4g
PiBpbmRleCAwMDlhYmQ2Li5kNjA0MGE1IDEwMDY0NA0KPiA+IC0tLSBhL2FyY2gvYXJtL2Jvb3Qv
ZHRzL2lteDZxZGwtc2FicmVhdXRvLmR0c2kNCj4gPiArKysgYi9hcmNoL2FybS9ib290L2R0cy9p
bXg2cWRsLXNhYnJlYXV0by5kdHNpDQo+ID4gQEAgLTQxMCw2ICs0MTAsMTAgQEANCj4gPiAgCX07
DQo+ID4gIH07DQo+ID4NCj4gPiArJnBjaWUgew0KPiA+ICsJc3RhdHVzID0gIm9rYXkiOw0KPiA+
ICt9Ow0KPiA+ICsNCj4gPiAgJnB3bTMgew0KPiA+ICAJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0
IjsNCj4gPiAgCXBpbmN0cmwtMCA9IDwmcGluY3RybF9wd20zPjsNCj4gPiBkaWZmIC0tZ2l0IGEv
YXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1zYWJyZXNkLmR0c2kNCj4gPiBiL2FyY2gvYXJtL2Jv
b3QvZHRzL2lteDZxZGwtc2FicmVzZC5kdHNpDQo+ID4gaW5kZXggZWM0M2RkZS4uYzJkMzIyNCAx
MDA2NDQNCj4gPiAtLS0gYS9hcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNhYnJlc2QuZHRzaQ0K
PiA+ICsrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2FicmVzZC5kdHNpDQo+ID4gQEAg
LTM5Niw2ICszOTYsNyBAQA0KPiA+DQo+ID4gIAkJcGluY3RybF9wY2llOiBwY2llZ3JwIHsNCj4g
PiAgCQkJZnNsLHBpbnMgPSA8DQo+ID4gKwkJCQlNWDZRRExfUEFEX0VJTV9EMTlfX0dQSU8zX0lP
MTkJMHg4MDAwMDAwMA0KPiA+ICAJCQkJTVg2UURMX1BBRF9HUElPXzE3X19HUElPN19JTzEyCTB4
ODAwMDAwMDANCj4gPiAgCQkJPjsNCj4gPiAgCQl9Ow0KPiA+IEBAIC01MDIsNiArNTAzLDcgQEAN
Cj4gPiAgJnBjaWUgew0KPiA+ICAJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsNCj4gPiAgCXBp
bmN0cmwtMCA9IDwmcGluY3RybF9wY2llPjsNCj4gPiArCXBvd2VyLW9uLWdwaW8gPSA8JmdwaW8z
IDE5IDA+Ow0KPiA+ICAJcmVzZXQtZ3BpbyA9IDwmZ3BpbzcgMTIgMD47DQo+ID4gIAlzdGF0dXMg
PSAib2theSI7DQo+ID4gIH07DQo+IA0KPiBUaGlzIGh1bmsgaXMgd3JvbmcuIFRoZXJlIGlzIG5v
ICJwb3dlci1vbi1ncGlvIiBpbiB0aGUgYmluZGluZyBhbnltb3JlLg0KPiBBbHNvIHRoZXJlIGlz
IGFscmVhZHkgYSBjaGFuZ2UgaW4gU2hhd25zIHRyZWUgdG8gbW9kZWwgdGhpcyBhcyBhIGFsd2F5
cy1vbg0KPiByZWd1bGF0b3IuIElmIHdlIHJlYWxseSB3YW50IHRvIGNvbnRyb2wgcGNpIGJ1cyBw
b3dlciB0aGlzIG5lZWRzIHRvIGJlIGRvbmUNCj4gdGhyb3VnaCB0aGlzIHJlZ3VsYXRvciwgbm90
IHNvbWUgYXJiaXRyYXJ5IGdwaW8gaGFjay4NCj4gDQo+IEFsc28gSSBkb24ndCBzZWUgd2h5IHRo
aXMgd291bGQgYmUgc3RhYmxlIG1hdGVyaWFsLg0KW1JpY2hhcmRdIFllcywgaXQgaXMuIFRoZSAi
cG93ZXItb24tZ3BpbyIgaXMgbm90IHJlcXVpcmVkIGFueW1vcmUsIHdvdWxkIGJlIHJlbW92ZWQu
DQpTdGFibGUga2VybmVsIG1haWwtbGlzdCB3b3VsZCBiZSByZW1vdmVkIHRvby4NCj4gDQo+IFJl
Z2FyZHMsDQo+IEx1Y2FzDQo+IC0tDQo+IFBlbmd1dHJvbml4IGUuSy4gICAgICAgICAgICAgfCBM
dWNhcyBTdGFjaCAgICAgICAgICAgICAgICAgfA0KPiBJbmR1c3RyaWFsIExpbnV4IFNvbHV0aW9u
cyAgIHwgaHR0cDovL3d3dy5wZW5ndXRyb25peC5kZS8gIHwNCg0K
--
To unsubscribe from this list: send the line "unsubscribe linux-pci" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Greg KH Sept. 22, 2014, 1:15 p.m. UTC | #2
On Mon, Sep 22, 2014 at 05:01:37PM +0800, Richard Zhu wrote:
> - enable pcie support on imx6qdl sabresd and asbreauto boards.
> - sabresd board has the pcie power on and reset gpios, but
> sabreauto doesn't have these two gpios.
> 
> Signed-off-by: Richard Zhu <r65037@freescale.com>
> ---
>  arch/arm/boot/dts/imx6qdl-sabreauto.dtsi | 4 ++++
>  arch/arm/boot/dts/imx6qdl-sabresd.dtsi   | 2 ++
>  2 files changed, 6 insertions(+)

<formletter>

This is not the correct way to submit patches for inclusion in the
stable kernel tree.  Please read Documentation/stable_kernel_rules.txt
for how to do this properly.

</formletter>
--
To unsubscribe from this list: send the line "unsubscribe linux-pci" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Richard Zhu Sept. 23, 2014, 3:11 a.m. UTC | #3
> -----Original Message-----
> From: Greg KH [mailto:gregkh@linuxfoundation.org]
> Sent: Monday, September 22, 2014 9:15 PM
> To: Zhu Richard-R65037
> Cc: linux-pci-owner@vger.kernel.org; stable@vger.kernel.org; linux-
> pci@vger.kernel.org; l.stach@pengutronix.de
> Subject: Re: [PATCH RFC 1/2] PCI: imx6: enable pcie on imx6qdl sabresd and
> sabreauto
> 
> On Mon, Sep 22, 2014 at 05:01:37PM +0800, Richard Zhu wrote:
> > - enable pcie support on imx6qdl sabresd and asbreauto boards.
> > - sabresd board has the pcie power on and reset gpios, but sabreauto
> > doesn't have these two gpios.
> >
> > Signed-off-by: Richard Zhu <r65037@freescale.com>
> > ---
> >  arch/arm/boot/dts/imx6qdl-sabreauto.dtsi | 4 ++++
> >  arch/arm/boot/dts/imx6qdl-sabresd.dtsi   | 2 ++
> >  2 files changed, 6 insertions(+)
> 
> <formletter>
> 
> This is not the correct way to submit patches for inclusion in the stable
> kernel tree.  Please read Documentation/stable_kernel_rules.txt
> for how to do this properly.
> 
> </formletter>
[Richard] Roger that, thanks for your reminder.
It's my fault to make a mistake to send the patch review to table kernel mail-list. Sorry about that.

Best Regards
Richard Zhu

--
To unsubscribe from this list: send the line "unsubscribe linux-pci" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff mbox

Patch

diff --git a/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi b/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
index 009abd6..d6040a5 100644
--- a/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
@@ -410,6 +410,10 @@ 
 	};
 };
 
+&pcie {
+	status = "okay";
+};
+
 &pwm3 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm3>;
diff --git a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
index ec43dde..c2d3224 100644
--- a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
@@ -396,6 +396,7 @@ 
 
 		pinctrl_pcie: pciegrp {
 			fsl,pins = <
+				MX6QDL_PAD_EIM_D19__GPIO3_IO19	0x80000000
 				MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x80000000
 			>;
 		};
@@ -502,6 +503,7 @@ 
 &pcie {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pcie>;
+	power-on-gpio = <&gpio3 19 0>;
 	reset-gpio = <&gpio7 12 0>;
 	status = "okay";
 };