| Message ID | 20220531124735.1165582-1-dmitry.baryshkov@linaro.org (mailing list archive) |
|---|---|
| State | Accepted |
| Headers | show |
| Series | arm64: dts: qcom: sdm845: use dispcc AHB clock for mdss node | expand |
On Tue, 31 May 2022 15:47:35 +0300, Dmitry Baryshkov wrote: > It was noticed that on sdm845 after an MDSS suspend/resume cycle the > driver can not read HW_REV registers properly (they will return 0 > instead). Chaning the "iface" clock from <&gcc GCC_DISP_AHB_CLK> to > <&dispcc DISP_CC_MDSS_AHB_CLK> fixes the issue. > > Applied, thanks! [1/1] arm64: dts: qcom: sdm845: use dispcc AHB clock for mdss node commit: 3ba500dee327e0261e728edec8a4f2f563d2760c Best regards,
diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index b31bf62e8680..ad21cf465c98 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -4238,7 +4238,7 @@ mdss: mdss@ae00000 { power-domains = <&dispcc MDSS_GDSC>; - clocks = <&gcc GCC_DISP_AHB_CLK>, + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, <&dispcc DISP_CC_MDSS_MDP_CLK>; clock-names = "iface", "core";
It was noticed that on sdm845 after an MDSS suspend/resume cycle the driver can not read HW_REV registers properly (they will return 0 instead). Chaning the "iface" clock from <&gcc GCC_DISP_AHB_CLK> to <&dispcc DISP_CC_MDSS_AHB_CLK> fixes the issue. Fixes: 08c2a076d18f ("arm64: dts: qcom: sdm845: Add dpu to sdm845 dts file") Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> --- arch/arm64/boot/dts/qcom/sdm845.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)