Message ID | 20240601150411.1929783-1-sunilvl@ventanamicro.com (mailing list archive) |
---|---|
Headers | show
Received: from mail-pf1-f179.google.com (mail-pf1-f179.google.com [209.85.210.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AB0415218F for <linux-pci@vger.kernel.org>; Sat, 1 Jun 2024 15:04:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717254265; cv=none; b=SN05grwcib0nnOYOrKiXIDcG6P8UNYqsMDWv9Q4a/9XLzYqWMUwqz+CGTWNCbuh9o1VbLQGdtUFteTbs8P6/i6V/6PpPnZCFQG4CQ6XRFUvt1NvFTYuIZGpm1v+82nQc1cky74viVmEmctC94rjkAHXH4YcjpBxUv7sUIl9pG1I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717254265; c=relaxed/simple; bh=t07UkiT//kJvTyikoaPZfW2KllppHyimPLLG+y5rtMw=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version:Content-Type; b=CPUEsVvxdzp1zGb7LBQmwheitUlrsQEK9NbLamdSTaTBTaHJS2GxdS5D9GBjp2/xxN5VnAdsfgAH9+19qkOBYkFPWBRDuXKgSV7Bq7d+pF+qyrdKoBMGsarjPxS6eeDBCb7cWfzjGo4+LEO+ZBCXACh5OFlKtybCVlP/nJ0srIA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=APrjjZou; arc=none smtp.client-ip=209.85.210.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="APrjjZou" Received: by mail-pf1-f179.google.com with SMTP id d2e1a72fcca58-70259bdcf7cso285358b3a.0 for <linux-pci@vger.kernel.org>; Sat, 01 Jun 2024 08:04:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1717254262; x=1717859062; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=dgxwxnWOjHGJRULZg5HYqL5pz8PSgbwJm/88zI1CoMY=; b=APrjjZouZXYQc+xxo90UPe5GdV0celT7/znuMItizbZjvjGPLyzX3apFTWy4j8IbX9 14W7Uk3EgFqEnfYD9+oGzEwP/d2qYka7jn1YbwuU7fINB4N4u8eD4JzrbI0wrXSn18C8 tpwFPgmUo/ynH6x24p6pwpSW0YKRPaNkC/zRv4DbGYygSIKg2TOWBdl16ErL9/lBVFjh ZHdGDEKL6H+3ASY7waEsaq028riiHwWviT+MvZjzYRhxg4VxNU/cB779xmQa8Id19M1C Ai5VvLFbbNfxVcoNVgVr7f1we2YFeW8M9fgtsFKu/Ajb0QCe0nRkKIEBXDEK3d8LzB9G K68g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1717254262; x=1717859062; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=dgxwxnWOjHGJRULZg5HYqL5pz8PSgbwJm/88zI1CoMY=; b=QJpAqt3uqgoC9Xo26YYQPIb0W60QXDoIL7YM9v0cDhsSzGMDLxeHqW8AlZWwWcNrsq Kc8L2hHZBE5OhRhqYLDGh0cJznOmIsISX45GLpp7rETFh2WYEJMH/lJDCtB4GV4S6jtP Wl2vtQlNzE85i2GSxvNER9mVdKLN73ZmZQ2kntt5LAe+2HPAA0hy0Ywq2sVTVDVipKX/ 5voK9MfUEk+5DVS0CGfJoJY7asuD1bYdJDDuu7+DVOKjLYxIXWeJ1GsHOc90E37gCoPC lFKovX6IHGLuQb0ZNJSPdUePu5IwSsrZBjcWwEi0kTJPTORKdzbmcmGbWnWgbYr6LUFa SnAQ== X-Forwarded-Encrypted: i=1; AJvYcCWf4efNpollc7H/JR6yvLaI1sni+bakhVX1xDV1rsbXJ+0rIV17K07S4Xqmv0/Q3/jyfa2C2lEMu0lL5GLtlQwsV7BQif/UTYf3 X-Gm-Message-State: AOJu0YzwGZo4G3INAQyiQRn7Kvez2nhEXCWYzJOInAmhayFvpSMFcbDJ X3FNDqyarCRV7RDA30ZnpexokOGdpuE1hC2p7GPeBjeBoFxTkr2kcx7edWK3yeI= X-Google-Smtp-Source: AGHT+IENZYZ6pmncsatWg7wAXsx4MuGnUG/pExhK7JqrpVwMEVVkLjFulSLz0B0y6o7X8oXFutrZkw== X-Received: by 2002:a05:6a21:78a1:b0:1b2:67d1:228c with SMTP id adf61e73a8af0-1b26f2cd637mr5593792637.48.1717254261549; Sat, 01 Jun 2024 08:04:21 -0700 (PDT) Received: from sunil-pc.Dlink ([106.51.187.237]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-6c35a4ba741sm2559410a12.85.2024.06.01.08.04.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 01 Jun 2024 08:04:20 -0700 (PDT) From: Sunil V L <sunilvl@ventanamicro.com> To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-acpi@vger.kernel.org, linux-pci@vger.kernel.org, acpica-devel@lists.linux.dev Cc: Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, "Rafael J . Wysocki" <rafael@kernel.org>, Len Brown <lenb@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, Anup Patel <anup@brainfault.org>, Thomas Gleixner <tglx@linutronix.de>, Samuel Holland <samuel.holland@sifive.com>, Robert Moore <robert.moore@intel.com>, Conor Dooley <conor.dooley@microchip.com>, Andrew Jones <ajones@ventanamicro.com>, Andy Shevchenko <andriy.shevchenko@linux.intel.com>, Marc Zyngier <maz@kernel.org>, Atish Kumar Patra <atishp@rivosinc.com>, Haibo1 Xu <haibo1.xu@intel.com>, =?utf-8?b?QmrDtnJuIFTDtnBlbA==?= <bjorn@kernel.org>, Sunil V L <sunilvl@ventanamicro.com> Subject: [PATCH v6 00/17] RISC-V: ACPI: Add external interrupt controller support Date: Sat, 1 Jun 2024 20:33:54 +0530 Message-Id: <20240601150411.1929783-1-sunilvl@ventanamicro.com> X-Mailer: git-send-email 2.40.1 Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: <linux-pci.vger.kernel.org> List-Subscribe: <mailto:linux-pci+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-pci+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit |
Series |
RISC-V: ACPI: Add external interrupt controller support
|
expand
|
On Sat, Jun 01 2024 at 20:33, Sunil V L wrote: > This series adds support for the below ECR approved by ASWG. > 1) MADT - https://drive.google.com/file/d/1oMGPyOD58JaPgMl1pKasT-VKsIKia7zR/view?usp=sharing > > The series primarily enables irqchip drivers for RISC-V ACPI based > platforms. > > The series can be broadly categorized like below. > > 1) PCI ACPI related functions are migrated from arm64 to common file so > that we don't need to duplicate them for RISC-V. > > 2) Added support for re-ordering the probe of interrupt controllers when > IRQCHIP_ACPI_DECLARE is used. > > 3) To ensure probe order between interrupt controllers and devices, > implicit dependency is created similar to when _DEP is present. > > 4) ACPI support added in RISC-V interrupt controller drivers. So this needs eyeballs from the ACPI people and a strategy how to merge it. Thanks, tglx