Message ID | 20230419221716.3603068-16-atishp@rivosinc.com (mailing list archive) |
---|---|
State | New |
Headers | show
Return-Path: <owner-linux-mm@kvack.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 85E89C77B7C for <linux-mm@archiver.kernel.org>; Wed, 19 Apr 2023 22:18:17 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id E00F590000E; Wed, 19 Apr 2023 18:18:05 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id D646E900003; Wed, 19 Apr 2023 18:18:05 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id BD9F490000E; Wed, 19 Apr 2023 18:18:05 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0013.hostedemail.com [216.40.44.13]) by kanga.kvack.org (Postfix) with ESMTP id AB230900003 for <linux-mm@kvack.org>; Wed, 19 Apr 2023 18:18:05 -0400 (EDT) Received: from smtpin29.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay01.hostedemail.com (Postfix) with ESMTP id 8CC211C668E for <linux-mm@kvack.org>; Wed, 19 Apr 2023 22:18:05 +0000 (UTC) X-FDA: 80699554530.29.45AD80E Received: from mail-pl1-f181.google.com (mail-pl1-f181.google.com [209.85.214.181]) by imf28.hostedemail.com (Postfix) with ESMTP id AA7B2C0016 for <linux-mm@kvack.org>; Wed, 19 Apr 2023 22:18:03 +0000 (UTC) Authentication-Results: imf28.hostedemail.com; dkim=pass header.d=rivosinc-com.20221208.gappssmtp.com header.s=20221208 header.b=kmEcD4Yf; spf=pass (imf28.hostedemail.com: domain of atishp@rivosinc.com designates 209.85.214.181 as permitted sender) smtp.mailfrom=atishp@rivosinc.com; dmarc=none ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1681942683; a=rsa-sha256; cv=none; b=opaCV5Kjzf3htZ6PGWNpx/UBNvfAt0lraFPggUv0guP2JQzTwKxEpKuSJvyr5T9BRqeB56 rzjadlNAeh5WEcrL7XtpW6Rzfu/oGdR2rF2raLxvD7N9WxGnb18+xxBSmaL2S9a4SynZag We2IQOfOyzNcRBG4oD5FFvgzeDKUxGI= ARC-Authentication-Results: i=1; imf28.hostedemail.com; dkim=pass header.d=rivosinc-com.20221208.gappssmtp.com header.s=20221208 header.b=kmEcD4Yf; spf=pass (imf28.hostedemail.com: domain of atishp@rivosinc.com designates 209.85.214.181 as permitted sender) smtp.mailfrom=atishp@rivosinc.com; dmarc=none ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1681942683; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=gRHTy1c+Pl7OVrg4l834g5VjRWcSWQwGhgEvJAPkg+w=; b=B0wfOY/gP7VeYez6oTOJKlkYmPQ3YzLT8bEGmit53fJ4GGl0FKi8kvQeh1JnwUJge7oE8T BSzMaEDWrQOCTQgjJn6Ti7OzqRbMwIcBq/dlb1zjb8WEnYnrFb9kir3PTKg+Eu6zVUGDvX c9NpraHLLpF+fJMsoYEnuFiB3n38dR4= Received: by mail-pl1-f181.google.com with SMTP id d9443c01a7336-1a5197f00e9so4658695ad.1 for <linux-mm@kvack.org>; Wed, 19 Apr 2023 15:18:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20221208.gappssmtp.com; s=20221208; t=1681942682; x=1684534682; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gRHTy1c+Pl7OVrg4l834g5VjRWcSWQwGhgEvJAPkg+w=; b=kmEcD4YfOAFXGG17QX3KsyUFIzwyUfrsKZ1wYGSvZgqODlY6mzST437Sn9HGEmF2e4 2a2a47FJD8fRdSNkrzKWkWk+t1hYBGWo5RKv/QKbDEChEI7DPntySLvvhVENeLXEvAzZ Yi9hf+mn4OFq02nwK3TFnSe2tJbzQbrAKkpWS2zkyUDSsMGzPeY61HsFbh3a25B058l+ uUA1pt3+Fbza1RQ2lPxN0ghz2+DhS82u09mOfYSZt3cX82Z63iV2DNRddUax6jZ/SlYZ 5R7VI8q/CylWQy7dmPwpqmG5M0g3aSf6g2QGsKHX2ECmbls1SK5jLS9FX181LfzlvClk L9rA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1681942682; x=1684534682; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gRHTy1c+Pl7OVrg4l834g5VjRWcSWQwGhgEvJAPkg+w=; b=iHoCpRratDRk50J6FHsG2cT4ZdP7Jj7pv1eeNxNuxXv9AOOEyQ+xOh2TlamXN8V+xD D03MJeXwpxSWd+7KT53PTqhV29fdcjuowQUDjvMrIvF+ww+Dd5HzdrKt9pwTOLOI3Dxk a/PnkaOTEDp79DxixQTRtJVE9a4HML1fIn691LUSpdk2z8nJlxnz25lEOTpdyFzzpdkG sm79m9s4ZH+DoufB0Tu4y/c8WRS6R8c9lNFTSnaoDwd8EpwBj0RBWO64aK+bLTg5ijvS 20AoShIqryI7GA72aDa6bKMMJgeX/oIonU8YXM5HbEGGMhqFXGssBhDrWra/8vO5Hkdi KdMg== X-Gm-Message-State: AAQBX9eQc4VaHRT+baOCZ6X7/tTnucjnMBEUkPhP8h0FUx8t+iQaBkh7 V18ZGHeMq+D5GSRMHVBMWZjwYQ== X-Google-Smtp-Source: AKy350YWY4zn6DitmSoPXPvjQSlrg5vxaeh3mQBYR6TvOk3ni0Mxh3KE27JFZrBKZBdZgegUV17R1Q== X-Received: by 2002:a17:902:ec8b:b0:1a9:23b7:9182 with SMTP id x11-20020a170902ec8b00b001a923b79182mr2673903plg.27.1681942682652; Wed, 19 Apr 2023 15:18:02 -0700 (PDT) Received: from atishp.ba.rivosinc.com ([66.220.2.162]) by smtp.gmail.com with ESMTPSA id jn11-20020a170903050b00b00196807b5189sm11619190plb.292.2023.04.19.15.18.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Apr 2023 15:18:02 -0700 (PDT) From: Atish Patra <atishp@rivosinc.com> To: linux-kernel@vger.kernel.org Cc: Atish Patra <atishp@rivosinc.com>, Alexandre Ghiti <alex@ghiti.fr>, Andrew Jones <ajones@ventanamicro.com>, Andrew Morton <akpm@linux-foundation.org>, Anup Patel <anup@brainfault.org>, Atish Patra <atishp@atishpatra.org>, =?utf-8?b?QmrDtnJuIFTDtnBlbA==?= <bjorn@rivosinc.com>, Suzuki K Poulose <suzuki.poulose@arm.com>, Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>, Sean Christopherson <seanjc@google.com>, linux-coco@lists.linux.dev, Dylan Reid <dylan@rivosinc.com>, abrestic@rivosinc.com, Samuel Ortiz <sameo@rivosinc.com>, Christoph Hellwig <hch@infradead.org>, Conor Dooley <conor.dooley@microchip.com>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Guo Ren <guoren@kernel.org>, Heiko Stuebner <heiko@sntech.de>, Jiri Slaby <jirislaby@kernel.org>, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, linux-mm@kvack.org, linux-riscv@lists.infradead.org, Mayuresh Chitale <mchitale@ventanamicro.com>, Palmer Dabbelt <palmer@dabbelt.com>, Paolo Bonzini <pbonzini@redhat.com>, Paul Walmsley <paul.walmsley@sifive.com>, Rajnesh Kanwal <rkanwal@rivosinc.com>, Uladzislau Rezki <urezki@gmail.com> Subject: [RFC 15/48] RISC-V: KVM: Add a helper function to trigger fence ops Date: Wed, 19 Apr 2023 15:16:43 -0700 Message-Id: <20230419221716.3603068-16-atishp@rivosinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230419221716.3603068-1-atishp@rivosinc.com> References: <20230419221716.3603068-1-atishp@rivosinc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Rspam-User: X-Rspamd-Queue-Id: AA7B2C0016 X-Rspamd-Server: rspam01 X-Stat-Signature: mee8i5o33du8znpyonmcxuz53xora5p9 X-HE-Tag: 1681942683-7179 X-HE-Meta: U2FsdGVkX19S7ZVifLzW5sZUwXJ65VQHoN4vjLsGT0UkRKdJ8oACLsp3PATC823gYy4b2Pnca/6ZBxc32sUglkfpBxX1CsGqr5oOTLWUxSJvv8NdjUqYOd3xV5MXZPKdvSigb1RPkJVuQuKgo8K5T/me+KDIluanfvi8NBbJYHXsrWITiWx4fX2qvlnh8HlykwSyvtaw0blNuNlkr705GMTOadHeEW0GXgO5S+K24ExQRKPJpf14afoubd4uzl8lfOFlGWEKJaYBks8XL2eQyyKboKAsNVZJxY7N+hKAf4kTPP+iWRPwUvWsUgzH67gJYYTT8doaUcRs1xLsy3ZGO53FWR6yfPKWrQgmRKFOHklNM4mA5ZUeaxDsiQULEujtCPBBnOIP8zRWw12h1qVttWexhNcDXhv2kzHe+dvUmQ9O7uA253KgXJJ9t2uKVaDcRSe4aCQLRDKt0DHReRZDVjKuOMRMu/OblPJHzEVtTcEcjZJHz+KWOghPa0eTaHym7kASWkT/sR4EPsU51IVloyuTEMi0+SAi7d9cacevBpMuG2QTpYaZnK0sgvUsdfa+KBo0qRpppLrG4ev2XjtzE/O7siODSkkifjVMhXCcy3Q5OyZV6mHHlFLdu2LPkQoaU8AkvGIRceP/PUnbubvLWdb3vriYghpFTZhkt3NDg4xJzHEdKCRe3/KUoXzw2Wk4gMSXIzc2E88W8mmiS92Wh9e6lIq/dFYo3L3P0ciYL5U2CZHxup6+o3xoQ5xEuSv+2vW7ADLZso8MTJpaiJy+txj7qIKVqK+JxauYM2CWQ5+VbdV8dz71nBj8K1czbNJPmbkDof5jWx0Hgz48tXeLIAMdd0mNoZRwyqYyu9a04ur6hICTzaFJD58Z840h0vxduTTiyC29Qo32bNjUCyoBi8PpO7Ewp7iUnWIhKVwEuf8cE702cxDPmRmBSXGq2TSxABmd9DfvJSOcHnMwKEP dnarIFEK tCqJBHBHMCbW3uUzSocxi7aRyy5ZLdCHYzaujbtzcVQFQWIOT/exj2Apu9RPrV3mIzjWGFZ9p9M90W9Sc6lGowhE6CR6HlDDRL+lENjhatDA0eLAEG17tdv/v4YoCysg9L4JuNwO7lDZ8fe68hPySwTKUGKKetGAJ+dIqKJg0kx1xI7op8QDUMqHh61qUwmT/fO20u9RJ53CgkExxMwU8qLF26cy0eXLm3RA4eF1vBEOZhewVJqoO1RDsJPtYblFussyiye4+NiJsyruk9k4dgG2Qvio/mMNdGZFj8mt7z/qZUiUTTK2RcN2ULTkARVDaaoX1NZMPo0lKAclNAPeTh9dfWw1HKyqevSRTsNalg+ft1NveSNjOo45Gy2wMeNIffRkTSdws+Gq3rhrrEfU7R4N3HQYlgsVGO0hWxtUDWHpLNEmPodUOSIrlsVrN7IYTsBY+oEFrjdB6H77hqeDYZfHTOQ== X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: <linux-mm.kvack.org> |
Series |
RISC-V CoVE support
|
expand
|
diff --git a/arch/riscv/include/asm/kvm_cove.h b/arch/riscv/include/asm/kvm_cove.h index 4ea1df1..fc8633d 100644 --- a/arch/riscv/include/asm/kvm_cove.h +++ b/arch/riscv/include/asm/kvm_cove.h @@ -130,6 +130,8 @@ void kvm_riscv_cove_vcpu_switchto(struct kvm_vcpu *vcpu, struct kvm_cpu_trap *tr int kvm_riscv_cove_vm_measure_pages(struct kvm *kvm, struct kvm_riscv_cove_measure_region *mr); int kvm_riscv_cove_vm_add_memreg(struct kvm *kvm, unsigned long gpa, unsigned long size); int kvm_riscv_cove_gstage_map(struct kvm_vcpu *vcpu, gpa_t gpa, unsigned long hva); +/* Fence related function */ +int kvm_riscv_cove_tvm_fence(struct kvm_vcpu *vcpu); #else static inline bool kvm_riscv_cove_enabled(void) {return false; }; static inline int kvm_riscv_cove_init(void) { return -1; } diff --git a/arch/riscv/kvm/cove.c b/arch/riscv/kvm/cove.c index 5b4d9ba..4efcae3 100644 --- a/arch/riscv/kvm/cove.c +++ b/arch/riscv/kvm/cove.c @@ -78,6 +78,42 @@ static int kvm_riscv_cove_fence(void) return rc; } +int kvm_riscv_cove_tvm_fence(struct kvm_vcpu *vcpu) +{ + struct kvm *kvm = vcpu->kvm; + struct kvm_cove_tvm_context *tvmc = kvm->arch.tvmc; + DECLARE_BITMAP(vcpu_mask, KVM_MAX_VCPUS); + unsigned long i; + struct kvm_vcpu *temp_vcpu; + int ret; + + if (!tvmc) + return -EINVAL; + + spin_lock(&tvmc->tvm_fence_lock); + ret = sbi_covh_tvm_initiate_fence(tvmc->tvm_guest_id); + if (ret) { + spin_unlock(&tvmc->tvm_fence_lock); + return ret; + } + + bitmap_clear(vcpu_mask, 0, KVM_MAX_VCPUS); + kvm_for_each_vcpu(i, temp_vcpu, kvm) { + if (temp_vcpu != vcpu) + bitmap_set(vcpu_mask, i, 1); + } + + /* + * The host just needs to make sure that the running vcpus exit the + * guest mode and traps into TSM so that it can issue hfence. + */ + kvm_make_vcpus_request_mask(kvm, KVM_REQ_OUTSIDE_GUEST_MODE, vcpu_mask); + spin_unlock(&tvmc->tvm_fence_lock); + + return 0; +} + + static int cove_convert_pages(unsigned long phys_addr, unsigned long npages, bool fence) { int rc;
When Cove is enabled in RISC-V, the TLB shootdown happens in co-ordination with TSM. The host must not issue hfence directly. It relies on TSM to do that instead. It just needs to initiate the process and make sure that all the running vcpus exit the guest mode. As a result, it traps to TSM and TSM issues hfence on behalf of the host. Signed-off-by: Atish Patra <atishp@rivosinc.com> --- arch/riscv/include/asm/kvm_cove.h | 2 ++ arch/riscv/kvm/cove.c | 36 +++++++++++++++++++++++++++++++ 2 files changed, 38 insertions(+)